- 您現在的位置：買賣IC網 > PDF目錄371053 > MC68HC916X1 (Motorola, Inc.) 16-Bit Modular Microcontroller(16位模塊化微控制器) PDF資料下載
參數資料
| 型號： | MC68HC916X1 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 16-Bit Modular Microcontroller(16位模塊化微控制器) |
| 中文描述： | 16位微控制器模塊（16位模塊化微控制器） |
| 文件頁數： | 36/172頁 |
| 文件大小： | 1035K |
| 代理商： | MC68HC916X1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁
MOTOROLA
36
MC68HC916X1
MC68HC916X1TS/D
Each module that can make an interrupt service request, including the SCIM, has an IARB field in
its configuration register. An IARB field can be assigned a value from %0001 (lowest priority) to
%1111 (highest priority). A value of %0000 in an IARB field causes the CPU16 to process a spuri-
ous interrupt exception when an interrupt from that module is recognized.
Because the EBI manages external interrupt requests, the SCIM IARB value is used for arbitration
between internal and external interrupt requests. The reset value of IARB for the SCIM is %1111.
The reset IARB value for all other modules is %0000. Initialization software must assign different
IARB values to implement an arbitration scheme.
Each module must have a unique IARB value. When two or more IARB fields have the same non-
zero value, the CPU16 interprets multiple vector numbers simultaneously, with unpredictable con-
sequences.
Arbitration must always take place, even when a single source requests service. This point is im-
portant for two reasons: the CPU interrupt acknowledge cycle is not driven on the external bus un-
less the SCIM wins contention, and failure to contend causes an interrupt acknowledge bus cycle
to be terminated by a bus error, which causes a spurious interrupt exception to be taken.
When arbitration is complete, the dominant module must place an interrupt vector number on the
data bus and terminate the bus cycle. In the case of an external interrupt request, because the in-
terrupt acknowledge cycle is transferred to the external bus, an external device must decode the
mask value and respond with a vector number, then generate bus cycle termination signals. If the
device does not respond in time, a spurious interrupt exception is taken.
The periodic interrupt timer (PIT) in the SCIM can generate internal interrupt requests of specific
priority at predetermined intervals. By hardware convention, PIT interrupts are serviced before ex-
ternal interrupt service requests of the same priority. Refer to
3.3.4 Periodic Interrupt Timer
for
more information.
3.8.2 Interrupt Processing
The following summary outlines the interrupt processing sequence. When the sequence begins, a
valid interrupt service request has been detected and is pending.
A. The CPU finishes higher priority exception processing or reaches an instruction boundary.
B. Processor state is stacked, then the CCR PK extension field is cleared.
C. The interrupt acknowledge cycle begins:
1.
FC[2:0] are driven to %111 (CPU space) encoding.
2.
The address bus is driven as follows. ADDR[23:20] = %1111; ADDR[19:16] = %1111,
which indicates that the cycle is an interrupt acknowledge CPU space cycle; AD-
DR[15:4] = %111111111111; ADDR[3:1] = the priority of the interrupt request being
acknowledged; and ADDR0 = %1.
3.
Request priority is latched into the CCR IP field from the address bus.
D. Modules or external peripherals that have requested interrupt service decode the priority
value on ADDR[3:1]. If request priority is the same as the priority value in the address, IARB
contention takes place. When there is no contention, the spurious interrupt monitor asserts
BERR, and a spurious interrupt exception is processed.
E. After arbitration, the interrupt acknowledge cycle can be completed in one of three ways:
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC9D60 | Advance Information - Rev 4.0 |
| MC68HC12D60 | Advance Information - Rev 4.0 |
| MC68HCL05C8A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| MC68HSC05C8A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| MC68HCP11 | 8-Bit Microcontrollers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC68HC98LJ12CFU | 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: |
| MC68HC98LJ12CFUE | 功能描述:8位微控制器 -MCU 8 BIT MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| MC68HC9S08RC60 L33R DIE | 制造商:Motorola Inc 功能描述: |
| MC68HCP11A1CFN3 | 功能描述:8位微控制器 -MCU 8-bit HCMOS single chip MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| MC68HCP11A1FN | 制造商:MOTORALA 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。