- 您現在的位置：買賣IC網 > PDF目錄382723 > UJA1061 (NXP Semiconductors N.V.) Low speed CAN/LIN system basis chip PDF資料下載
參數資料
| 型號： | UJA1061 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low speed CAN/LIN system basis chip |
| 中文描述： | 低高速CAN / LIN系統基礎芯片 |
| 文件頁數： | 2/81頁 |
| 文件大?。?/td> | 323K |
| 代理商： | UJA1061 |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
2004 Mar 22
2
Philips Semiconductors
Objective specification
Low speed CAN/LIN system basis chip
UJA1061
CONTENTS
1
1.1
1.2
1.3
1.4
1.5
2
3
4
5
6
6.1
6.2
6.2.1
6.2.2
6.2.3
6.2.4
6.2.5
6.2.6
6.2.7
6.3
6.4
6.4.1
6.4.2
6.4.3
6.4.4
6.5
6.5.1
6.5.2
6.6
6.6.1
6.6.2
6.6.3
6.6.4
6.7
6.7.1
6.7.2
6.7.3
6.8
6.8.1
6.8.2
FEATURES
General
System features
Fail-safe features
CAN physical layer
LIN physical layer
GENERAL DESCRIPTION
ORDERING INFORMATION
BLOCK DIAGRAM
PINNING
FUNCTIONAL DESCRIPTION
Introduction
Fail-safe system controller
Fail-safe mode
Start-up mode
Restart mode
Normal mode
Standby mode
Sleep mode
Flash mode
On-chip oscillator
Watchdog
Watchdog start-up behaviour
Watchdog window behaviour
Watchdog time-out behaviour
Watchdog OFF behaviour
System reset
System reset pin RSTN
Enable output pin EN
Power supplies
Supported battery systems
Static and dynamic battery monitoring
Voltage regulators V1 and V2
Switched battery output (V3)
CAN transceiver
Mode control
Termination control
Bus, RXD and TXD failure detection
LIN transceiver
Mode control
Bus and TXDL failure detection
6.9
6.10
6.11
6.12
6.13
6.14
6.14.1
6.14.2
6.14.3
6.14.4
6.14.5
6.14.6
6.14.7
6.14.8
6.14.9
6.14.10
6.14.11
6.14.12
6.14.13
6.14.14
6.15
6.16
6.16.1
6.16.2
7
8
9
10
11
11.1
Inhibit output (pin INH)
Wake-up input (pin WAKE)
Interrupt output
Temperature protection
SPI interface
SPI register mapping
Register overview
Mode register
System status register
System diagnosis register
Interrupt enable register
Interrupt Enable Feedback register
Interrupt register
System configuration register
System Configuration Feedback register
Physical Layer Control register
Physical layer control feedback register
Special Mode register
General Purpose registers
General Purpose Feedback registers
Register configurations at reset
Test modes
Software development mode
Forced Normal mode
LIMITING VALUES
DC CHARACTERISTICS
AC CHARACTERISTICS
PACKAGE OUTLINE
SOLDERING
Introduction to soldering surface mount
packages
Reflow soldering
Wave soldering
Manual soldering
Suitability of surface mount IC packages for
wave and reflow soldering methods
DATA SHEET STATUS
DEFINITIONS
DISCLAIMERS
11.2
11.3
11.4
11.5
12
13
14
相關PDF資料 |
PDF描述 |
|---|---|
| UJA1065 | High-speed CAN/LIN fail-safe system basis chip |
| UL631H256 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C35 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C35G1 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C45 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| UJA1061_10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fault-tolerant CAN/LIN fail-safe system basis chip |
| UJA1061TW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fault-tolerant CAN/LIN fail-safe system basis chip |
| UJA1061TW/3V0,512 | 制造商:NXP Semiconductors 功能描述: |
| UJA1061TW/3V0512 | 制造商:NXP Semiconductors 功能描述:CONTROLLER SYS CAN/LIN 3V 32HTSSOP |
| UJA1061TW/3V3/C/T, | 功能描述:CAN 接口集成電路 FT CAN/LIN fail-safe system basis chip RoHS:否 制造商:Texas Instruments 類型:Transceivers 工作電源電壓:5 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:SOIC-8 封裝:Tube |
發布緊急采購，3分鐘左右您將得到回復。