- 您現在的位置：買賣IC網 > PDF目錄382723 > UJA1061 (NXP Semiconductors N.V.) Low speed CAN/LIN system basis chip PDF資料下載
參數資料
| 型號： | UJA1061 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low speed CAN/LIN system basis chip |
| 中文描述： | 低高速CAN / LIN系統基礎芯片 |
| 文件頁數： | 24/81頁 |
| 文件大?。?/td> | 323K |
| 代理商： | UJA1061 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
2004 Mar 22
24
Philips Semiconductors
Objective specification
Low speed CAN/LIN system basis chip
UJA1061
Entering Selective Sleep out of Off-line is possible when
the CAN wake-up filter has been passed and the CPNC bit
has been set previously to logic 1. In contrast with entering
On-line out of Off-line, the wake-up flag is not set, so not
resulting in any activity of V1 and the microcontroller.
Selective Sleep mode will also be entered out of On-line in
case bit CPNC becomes logic 1. If the wake-up flag was
set, it will be cleared.
Another possibility for entering Selective Sleep mode is
resetting the CM bit in Active mode with bit CPNC set
logic 1.
If the CAN-bus has been dominant or recessive
continuously for the off-line time (t
offline
), Off-line will be
entered.
The second possibility to leave Selective Sleep and enter
Active mode is by software control, possible by setting the
CAN mode bit logic 1.
A third possibility to leave Selective Sleep is by entering
On-line, possible only after detection of a dedicated Global
Wake-up CAN message. This comprises two messages
using any CAN identifier but a dedicated data pattern, first
the CAN wake-up message pattern and second the
Confirmation message pattern:
CAN wake-up message: 0xC6 EE EE EE EE EE EE EF
Confirmation message: 0xC6 EE EE EE EE EE EE 37.
There may be any other CAN message frame between the
two message patterns.
The maximum message separation time period has to be
less than t
timeout
. If Selective Sleep was entered out of
Off-line due to bus activity, the message separation timer
will start directly without waiting for the first wake-up
message data pattern. The Confirmation message data
pattern, received before the overflow of the timer, is then
sufficient to go to On-line. Whenever Selective Sleep is
left, the Selective Sleep control bit is cleared again
automatically.
Within Sleep mode, any wake-up event is automatically
forwarded to the system reset due to power-up on V1.
6.7.1.5
Off-line
Within Off-line the CAN physical layer becomes
automatically terminated towards an internal power
supply, supplied out of BAT42. V2 is disabled in order to
save supply current. Any CAN wake-up event
automatically restarts V2, entering On-line or Selective
Sleep. Wake-up is signalled via RXDC (LOW) and RSTN
(LOW) or INTN (LOW) if programmed accordingly.
In On-line, pin RXDC is held LOW until the CAN mode bit
is set successfully, or the CAN physical layer enters
Selective Sleep by setting the CPNC bit logic 1.
Once the bus becomes recessive or dominant for a certain
time (t
offline
) the transceiver enters Off-line. The Off-line
timer is programmable in two steps with the CAN Off-line
Timer Control (COTC) bit. Entering Off-line will set the
timer to the longest period independently of the COTC bit
and will be reset with every CAN wake-up event
6.7.2
T
ERMINATION CONTROL
In Active mode, On-line and Selective Sleep, RTH and
RTL are strongly terminated to ground and to V2
respectively. The Normal Bus-Failure Management (BFM)
(known from the TJA1054/TJA1054A) is active. During
short-circuits at CANL and/or CANH, the corresponding
RTL or RTH pin becomes floating. When V2 is OFF or
unstable, both pins become floating and the Normal BFM
is left. A floating SYSINH results immediately in a
switch-over towards floating RTH and RTL and skipping
the Normal BFM because V2 level soon can fall.
6.7.3
B
US
, RXD
AND
TXD
FAILURE DETECTION
The UJA1061 can distinguish between bus, RXD and TXD
failures as indicated in Table 1.
All failures will be signalled separately to a 4-bit register.
Any change (detection and recovery) will give an interrupt
to the microcontroller, if enabled (limited to only one
interrupt per watchdog period). Polling of the SPI register
is always possible.
6.7.3.1
GND shift detection
Two different GND shift levels can be detected,
programmable by the microcontroller. Any detected or
recovered GND shift event results in an interrupt of the
microcontroller, if enabled (limited to only one interrupt per
watchdog period).
相關PDF資料 |
PDF描述 |
|---|---|
| UJA1065 | High-speed CAN/LIN fail-safe system basis chip |
| UL631H256 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C35 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C35G1 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C45 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| UJA1061_10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fault-tolerant CAN/LIN fail-safe system basis chip |
| UJA1061TW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fault-tolerant CAN/LIN fail-safe system basis chip |
| UJA1061TW/3V0,512 | 制造商:NXP Semiconductors 功能描述: |
| UJA1061TW/3V0512 | 制造商:NXP Semiconductors 功能描述:CONTROLLER SYS CAN/LIN 3V 32HTSSOP |
| UJA1061TW/3V3/C/T, | 功能描述:CAN 接口集成電路 FT CAN/LIN fail-safe system basis chip RoHS:否 制造商:Texas Instruments 類型:Transceivers 工作電源電壓:5 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:SOIC-8 封裝:Tube |
發布緊急采購，3分鐘左右您將得到回復。