欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： AD9910BSVZ-REEL
廠商： ANALOG DEVICES INC
元件分類(lèi)： DAC
英文描述： 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
中文描述： SERIAL, PARALLEL, WORD INPUT LOADING, 14-BIT DAC, PDSO100
封裝： ROHS COMPLIANT, MS-026AED-HD, TQFP-100
文件頁(yè)數(shù)： 20/60頁(yè)
文件大?。?/td> 764K
代理商： AD9910BSVZ-REEL
AD9910
Rev. 0 | Page 20 of 60
Table 4. Parallel Port Destination Bits
F<1:0>
D<15:0>
00
D<15:2>
Parameter(s)
14-bit amplitude
parameter (unsigned
integer)
16-bit phase parameter
(unsigned integer)
32-bit frequency
parameter (unsigned
integer)
8-bit amplitude
(unsigned integer)
Comments
Amplitude scales from 0 to 1 2
14
. D<1:0> are not used.
01
D<15:0>
Phase offset ranges from 0 to 2
π
(1 2
16
) radians.
10
D<15:0>
The alignment of the 16-bit data-word with the 32-bit frequency parameter is controlled
by a 4-bit FM gain word in the programming registers.
11
D<15:8>
The MSB of the data-word amplitude aligns with the MSB of the DDS 14-bit amplitude
parameter. The 6 LSBs of the DDS amplitude parameter are assigned from Bits<5:0> of the
ASF register. The resulting 14-bit word scales the amplitude from 0 to 1 2
14
.
The MSB of the data-word phase aligns with the MSB of the 16-bit phase parameter of
the DDS. The 8 LSBs of the DDS phase parameter are assigned from Bits<7:0> of the POW
register. The resulting 16-bit word offsets the phase from 0 to 2
π
(1 2
16
) radians.
D<7:0>
8-bit phase (unsigned
integer)
Transmit Enable (TxENABLE)
The AD9910 also accepts a user generated signal applied to the
TxENABLE pin that acts as a gate for the user supplied data. By
default, TxENABLE is considered true for Logic 1 and false for
Logic 0. However, the logical behavior of this pin can be reversed
using the TxENABLE invert bit. When TxENABLE is true, the
device latches data into the device on the expected edge of PDCLK
(based on the PDCLK invert bit). When TxENABLE is false,
even though the PDCLK may continue to operate, the device
ignores the data supplied to the port. Furthermore, when the
TxENABLE pin is held false, then the device internally clears
the 18-bit data-words, or it retains the last value present on the
data port prior to TxENABLE switching to the false state (based
on the setting of the data assembler hold last value bit).
Alternatively, instead of operating the TxENABLE pin as a gate,
it can be driven with a clock signal operating at the parallel port
data rate. When driven by a clock signal, the transition from the
false to true state must meet the required setup and hold time
on each cycle to ensure proper operation. The TxENABLE and
PDCLK timing is shown in Figure 26.
0
FALSE
TRUE
TxENABLE
(BURST)
TxENABLE
(CLOCK)
WORD1
WORD2
WORD3
WORD4WORDN–4
WORDN
PDCLK
PARALLEL
DATA PORT
t
DS
t
DS
t
DH
t
DH
Figure 26. PDCLK and TxENABLE Timing Diagram
相關(guān)PDF資料
PDF描述
AD9912 1 GSPS Direct Digital Synthesizer w/ 14-bit DAC
AD9913 Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
AD9913BCPZ1 Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
AD9913BCPZ-REEL71 Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
AD9920A 12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9911 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:500 MSPS Direct Digital Synthesizer with 10-Bit DAC
AD9911/PCB 制造商:Analog Devices 功能描述:500 MSPS DIRECT DGTL SYNTHESIZER W/ 10-BIT DAC AD9911/PCB - Bulk
AD9911/PCBZ 功能描述:BOARD EVAL FOR AD9911 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
AD9911BCPZ 功能描述:IC DDS 500MSPS DAC 10BIT 56LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9911BCPZ-REEL7 功能描述:IC DDS 500MSPS DAC 10BIT 56LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 定安县| 巴青县| 福贡县| 四平市| 岱山县| 东源县| 宁德市| 巴林左旗| 黑龙江省| 玉门市| 石屏县| 漳浦县| 昂仁县| 巩义市| 高阳县| 漳平市| 西青区| 嘉善县| 江安县| 清河县| 大连市| 遂昌县| 射洪县| 庐江县| 高安市| 偃师市| 平武县| 如东县| 罗山县| 临朐县| 姜堰市| 嘉义县| 渝北区| 绥宁县| 五大连池市| 翁源县| 营口市| 冷水江市| 利辛县| 雅江县| 霍邱县|