欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9923A
廠商: Analog Devices, Inc.
英文描述: CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
中文描述: CCD信號處理器與V - Driver和精確定時⑩發生器
文件頁數: 13/88頁
文件大小: 852K
代理商: AD9923A
AD9923A
THEORY OF OPERATION
Figure 14 shows the typical system block diagram for the
AD9923A in master mode. The CCD output is processed by
the AD9923A AFE circuitry, which consists of a CDS, VGA,
black level clamp, and ADC. The digitized pixel information is
sent to the digital image processor chip that performs the post-
processing and compression. To operate the CCD, CCD timing
parameters are programmed into the AD9923A from the system
microprocessor through the 3-wire serial interface. The AD9923A
generates the CCD horizontal, vertical, and the internal AFE
clocks from the system Master Clock CLI. The CLI is provided
by the image processor or external crystal. External synchroniza-
tion is provided by a sync pulse from the microprocessor, which
resets internal counters and resyncs the VD and HD outputs.
Rev. 0 | Page 13 of 88
Alternatively, the AD9923A can be operated in slave mode, in
which the VD and HD are provided externally from the image
processor. In this mode, the AD9923A timing is synchronized
with VD and HD.
The H-drivers for HL, H1 to H4, and RG are included in the
AD9923A, allowing these clocks to be directly connected to the
CCD. An H-driver voltage, HVDD, of up to 3.3 V is supported.
An external V-driver is required for the vertical transfer clocks,
the sensor gate pulses, and the substrate clock.
The AD9923A also includes programmable MSHUT and
STROBE outputs that can be used to trigger mechanical shutter
and strobe (flash) circuitry.
Figure 15 and Figure 16 show the maximum horizontal and
vertical counter dimensions for the AD9923A. Internal hori-
zontal and vertical clocking is controlled by these counters to
specify line and pixel locations. The maximum HD length is
8192 pixels per line, and the maximum VD length is 4096 lines
per field.
CCDIN
MSHUT
STROBE
HL, H1 TO H4, RG, VSUB
V1 TO V13, SUBCK
CCD
AD9923A
AFETG +
V-DRIVER
DIGITAL
IMAGE
PROCESSING
ASIC
D[0:11]
DCLK
HD, VD
CLI
SERIAL
INTERFACE
SYNC
MICRO-
PROCESSOR
0
Figure 14. Typical System Block Diagram, Master Mode
13-BIT HORIZONTAL = 8192 PIXELS MAX
12-BIT VERTICAL = 4096 LINES MAX
MAXIMUM
COUNTER
DIMENSIONS
0
Figure 15. Vertical and Horizontal Counters
VD
HD
MAX VD LENGTH IS 4096 LINES
CLI
MAX HD LENGTH IS 8192 PIXELS
0
Figure 16. Maximum VD/HD Dimensions
相關PDF資料
PDF描述
AD9923ABBCZ CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
AD9923ABBCZRL CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
AD9925BBCZRL CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925 CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925BBCZ CCD Signal Processor with Vertical Driver and Precision Timing Generator
相關代理商/技術參數
參數描述
AD9923ABBCZ 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9923ABBCZRL 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9923BBCZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9923BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9924BBCZ 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 尼勒克县| 山东省| 霍林郭勒市| 邯郸市| 吴忠市| 大埔区| 日土县| 隆化县| 渭源县| 米林县| 克山县| 故城县| 阿克苏市| 内江市| 阳西县| 木里| 湘潭市| 大名县| 邵阳县| 金寨县| 青岛市| 邵东县| 房产| 高密市| 洱源县| 黄大仙区| 巴彦淖尔市| 大足县| 轮台县| 皮山县| 河北区| 府谷县| 堆龙德庆县| 元氏县| 鲁甸县| 新化县| 吴桥县| 黄大仙区| 北海市| 彰武县| 井研县|