- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9923A (Analog Devices, Inc.) CCD Signal Processor with V-Driver and Precision Timing⑩ Generator PDF資料下載
參數資料
| 型號： | AD9923A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| 中文描述： | CCD信號處理器與V - Driver和精確定時⑩發生器 |
| 文件頁數： | 61/88頁 |
| 文件大小： | 852K |
| 代理商： | AD9923A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
AD9923A
STANDBY MODE OPERATION
The AD9923A contains three standby modes to optimize the
overall power dissipation in various applications. Bits[1:0] of
Register 0x00 control the power-down state of the device:
Rev. 0 | Page 61 of 88
STANDBY[1:0] = 00 = normal operation (full power)
STANDBY[1:0] = 01 = Standby 1 mode
STANDBY[1:0] = 2 = Standby 2 mode
STANDBY[1:0] = 3 = Standby 3 mode (lowest power)
Table 42 and Table 43 summarize the operation of each power-
down mode. Note that when OUTCONTROL = LO, it takes
priority over the Standby 1 and Standby 2 modes in determining
the digital output states, but Standby 3 mode takes priority over
OUTCONTROL. Standby 3 has the lowest power consumption,
and can shut down the crystal oscillator circuit between CLI
and CLO. If CLI and CLO are being used with a crystal to
generate the master clock, this circuit is powered down and
there is no clock signal. When returning the device from
Standby 3 mode to normal operation, reset the timing core at
least 500 μs after writing to the STANDBY register (Bits[1:0],
Address 0x00). This allows sufficient time for the crystal circuit
to settle. The vertical and shutter outputs can be programmed
to hold a specific value during the Standby 3 mode using
Register 0xE2, as detailed in Table 43. The vertical outputs can be
programmed to hold a specific value when OUTCONTROL =
low, or when in Standby 1 or Standby 2 mode, by using
Register 0xF3. The following list provides guidelines for the
mapping of the bits in these registers to the various vertical and
shutter outputs when the device is in one of the three standby
modes, or when OUTCONTROL = low.
Standby 3 mode takes priority over OUTCONTROL for
determining the output polarities.
These polarities assume OUTCONTROL = high, because
OUTCONTROL = low takes priority over Standby 1 and
Standby 2.
Standby 1 and Standby 2 set H and RG drive strength to
their minimum values (4.3 mA).
VD and HD default to High-Z status when in slave mode
regardless of standby mode or OUTCONTROL status.
This feature is useful during power-up if different polarities are
required by the V-driver and CCD to prevent damage.
It is important to note that when VDR_EN = 0 V, V1 to V13 are
at VM, and SUBCK is at VLL regardless of the state of the value
of the STANDBY and OUTCONTROL registers.
Table 42. Standby Mode Operation
I/O Block
AFE
Timing Core
CLO Oscillator
CLO
HL
H1
H2
H3
H4
RG
VD
5
HD
DCLK
D0 to D11
1
To exit Standby 3, write 00 to STANDBY (Bits[1:0], Address 0x00), then reset the timing core after 500 μs to guarantee proper settling of the oscillator.
2
Standby 3 mode takes priority over OUTCONTROL for determining the output polarities.
3
These polarities assume OUTCONTROL = high, because OUTCONTROL = low takes priority over Standby 1 and Standby 2.
4
Standby 1 and Standby 2 set H and RG drive strength to their minimum values (4.3 mA).
5
VD and HD default to High-Z status when in slave mode regardless of Standby mode or OUTCONTROL status.
Standby 3 (Default)
1
,
2
Off
Off
Off
High
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
Low
Low
Low
Low
OUTCONTROL = LOW
2
No change
No change
No change
Running
Low
Low
High
Low
High
Low
VDHDPOL value
VDHDPOL value
Running
Low
Standby 2
3
,
4
Off
Off
On
Running
Low (4.3 mA)
Low (4.3 mA)
High (4.3 mA)
Low (4.3 mA)
High (4.3 mA)
Low (4.3 mA)
VDHDPOL value
VDHDPOL value
Low
Low
Standby 1
3
,
4
Only REFT, REFB on
On
On
Running
Low (4.3 mA)
Low (4.3 mA)
High (4.3 mA)
Low (4.3 mA)
High (4.3 mA)
Low (4.3 mA)
Running
Running
Running
Low
相關PDF資料 |
PDF描述 |
|---|---|
| AD9923ABBCZ | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| AD9923ABBCZRL | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| AD9925BBCZRL | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925 | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925BBCZ | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9923ABBCZ | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9923ABBCZRL | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。