欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD9923A
廠商: Analog Devices, Inc.
英文描述: CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
中文描述: CCD信號處理器與V - Driver和精確定時⑩發(fā)生器
文件頁數(shù): 27/88頁
文件大?。?/td> 852K
代理商: AD9923A
AD9923A
Vertical Sequences (VSEQ)
A vertical sequence (VSEQ) is created by selecting one of the
V-pattern groups and adding repeats, a start position, and
horizontal clamping and blanking information. Each VSEQ is
programmed using the registers shown in Table 15. Figure 37
shows how each register is used to generate a V-sequence.
Rev. 0 | Page 27 of 88
The VPATSELA and VPATSELB registers select the V-pattern
group that is used in a given V-sequence. Having two groups
available allows each vertical output to be mapped to a different
V-pattern group. The selected V-pattern group can have
repetitions added for high speed line shifts or line binning by
using the VREP registers for odd and even lines. Generally, the
same number of repetitions is programmed into both registers.
If a different number of repetitions is required on odd and even
lines, separate values can be used for each register (see the
Generating Line Alternation for V-Sequences and HBLK
section). The VSTARTA and VSTARTB registers specify the pixel
location where the V-pattern group starts. The VMASK register is
used in conjunction with the FREEZE/RESUME registers to enable
optional masking of the XV outputs. Either or both of the
FREEZE1/RESUME1 and FREEZE2/RESUME2 registers can be
enabled.
The line length (in pixels) is programmable using the HDLEN
registers. Each V-sequence can have a different line length to
accommodate various image readout techniques. The maximum
number of pixels per line is 8192. Note that the last line of the
field can be programmed separately using the HDLAST register,
located in the field register (see Table 16).
VREP 3
HD
XV1 TO XV13
PROGRAMMABLE SETTINGS FOR EACH VERTICAL SEQUENCE:
1
START POSITION IN THE LINE OF SELECTED V-PATTERN GROUP.
2
HD LINE LENGTH.
3
V-PATTERN SELECT (VPATSEL) TO SELECT ANY V-PATTERN GROUP.
4
NUMBER OF REPETITIONS OF THE V-PATTERN GROUP (IF NEEDED).
5
START POLARITY AND TOGGLE POSITIONS FOR CLPOB AND PBLK SIGNALS.
6
MASKING POLARITY AND TOGGLE POSITIONS FOR HBLK SIGNAL.
V-PATTERN GROUP
1
3
CLPOB
PBLK
HBLK
2
4
4
VREP 2
5
6
0
Figure 37. V-Sequence Programmability
相關(guān)PDF資料
PDF描述
AD9923ABBCZ CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
AD9923ABBCZRL CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
AD9925BBCZRL CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925 CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925BBCZ CCD Signal Processor with Vertical Driver and Precision Timing Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9923ABBCZ 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9923ABBCZRL 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9923BBCZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9923BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9924BBCZ 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 韶关市| 哈尔滨市| 平遥县| 中阳县| 石嘴山市| 汉寿县| 天长市| 宿迁市| 当涂县| 南华县| 洪湖市| 沈丘县| 德惠市| 锡林郭勒盟| 陈巴尔虎旗| 玛沁县| 韶关市| 高州市| 岑溪市| 丰城市| 乌苏市| 鄯善县| 泸西县| 平舆县| 阿勒泰市| 英吉沙县| 花莲市| 牙克石市| 永靖县| 晋城| 习水县| 抚州市| 巩留县| 晋城| 晴隆县| 锦州市| 克什克腾旗| 应用必备| 南江县| 冀州市| 唐山市|