欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9923A
廠商: Analog Devices, Inc.
英文描述: CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
中文描述: CCD信號處理器與V - Driver和精確定時⑩發生器
文件頁數: 63/88頁
文件大小: 852K
代理商: AD9923A
AD9923A
CIRCUIT LAYOUT INFORMATION
The AD9923A typical circuit connections are shown in Figure 82.
The PCB layout is critical for achieving good image quality from
the AD9923A. All supply pins, particularly the pins for the AVDD,
TCVDD, RGVDD, and HVDD supplies, must be decoupled to
ground with quality, high frequency chip capacitors.
Rev. 0 | Page 63 of 88
The decoupling capacitors should be as close as possible to the
supply pins and have a very low impedance path to a continuous
ground plane. There should be a bypass capacitor of at least
4.7 μF for each main supply—AVDD, HVDD, and DRVDD—
but this is not necessary for each individual pin. In most
applications, it is easier to share the supply for RGVDD and
HVDD; this requires bypassing each supply pin separately. A
separate 3 V supply can also be used for DRVDD, but it should
be decoupled to the same ground plane as the rest of the chip. A
separate ground for DRVSS is not recommended.
The analog bypass pins (REFT and REFB) should be carefully
decoupled to ground, as close as possible to their respective
pins. The analog input (CCDIN) capacitor should also be
located close to the pin.
To avoid excessive distortion of the signals, design the HL, H1
to H4, and RG traces to have low inductance. To minimize
mutual inductance, route the complementary signals, H1 and
H2, as symmetrically and close together as possible. The same
should be done for the H3 and H4 signals. Heavier PCB traces
are recommended because of the large transient current
demand placed by the CCD on HL and H1 to H4. If possible,
physically locating the AD9923A closer to the CCD reduces the
inductance on these lines. The routing path should be as direct
as possible from the AD9923A to the CCD.
The AD9923A also contains an on-chip oscillator for driving an
external crystal. The maximum crystal frequency that the
AD9923A can support is 36 MHz. Figure 80 shows an example
application using a typical 24 MHz crystal. For the exact values
of the external resistors and capacitors, see the crystal
manufacturer’s data sheet.
10pF~20pF
10pF~20pF
CLI (H12)
CLO (J12)
AD9923A
24MHz
XTAL
~2M
~375
0
Figure 80. Crystal Driver Application
0V
VDD
VL
V5V
VH
VDR_EN
0
Figure 81. AD9923A Recommended Power up Sequence
相關PDF資料
PDF描述
AD9923ABBCZ CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
AD9923ABBCZRL CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
AD9925BBCZRL CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925 CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925BBCZ CCD Signal Processor with Vertical Driver and Precision Timing Generator
相關代理商/技術參數
參數描述
AD9923ABBCZ 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9923ABBCZRL 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9923BBCZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9923BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9924BBCZ 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 枣阳市| 永昌县| 新化县| 夏津县| 天长市| 祁门县| 镶黄旗| 外汇| 曲松县| 全椒县| 盐山县| 郁南县| 泰来县| 聂荣县| 厦门市| 千阳县| 蚌埠市| 永胜县| 晋城| 高青县| 南部县| 贵定县| 彰化市| 曲阜市| 从化市| 台中市| 蒙阴县| 洛阳市| 神木县| 白朗县| 泾川县| 古交市| 桦南县| 南和县| 玛多县| 新乡市| 孝义市| 清新县| 岢岚县| 巩义市| 南投县|