- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373970 > AD9923A (Analog Devices, Inc.) CCD Signal Processor with V-Driver and Precision Timing⑩ Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9923A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| 中文描述： | CCD信號(hào)處理器與V - Driver和精確定時(shí)⑩發(fā)生器 |
| 文件頁(yè)數(shù)： | 67/88頁(yè) |
| 文件大小： | 852K |
| 代理商： | AD9923A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
AD9923A
LAYOUT OF INTERNAL REGISTERS
The AD9923A address space is divided into two register areas,
as illustrated in Figure 86. In the first area, Address 0x00 to
Address 0x91 contain the registers for the AFE, miscellaneous
functions, VD/HD parameters, timing core, CLPOB masking,
SG patterns, shutter functions, and memory configuration. The
second area of the address space, beginning at Address 0x400,
consists of the registers for the V-pattern groups, V-sequences,
and fields. This is a configurable set of registers; the user can
decide how many V-pattern groups, V-sequences, and fields are
used in a particular design. Therefore, the addresses for these
registers vary, depending on the number of V-patterns and
V-sequences chosen.
Rev. 0 | Page 67 of 88
Register 0x90 (VPAT_NUM) and Register 0x91 (VSEQ_NUM)
specify the total number of V-pattern groups and V-sequences
used. The starting address for the V-pattern groups is 0x400.
The starting address for a V-sequence is based on the number
of V-pattern groups used, with each V-pattern group occupying
40 register addresses. The starting address for a field register
depends on both the number of V-pattern groups and the
number of V-sequences. Each V-sequence occupies 20 register
addresses, and each field occupies 12 register addresses.
The starting address for a V-sequence is equal to 0x400 plus the
number of V-pattern groups times 40. The starting address for a
field is equal to the starting address of a V-sequence plus the
number of V-sequences times 20. The VPAT, VSEQ, and field
registers must occupy a continuous block of addresses.
Figure 87 shows an example with three V-pattern groups, four
V-sequences, and two fields. The starting address for the V-pattern
groups is 0x400. Because VPAT_NUM = 3, the V-pattern groups
occupy 120 address locations. The start of the V-sequence register
is 0x400 + 120 = 0x478. With VSEQ_NUM = 3, the V-sequences
occupy 60 address locations. Therefore, the field registers begin at
0x448 + 60 = 0x4B4.
The AD9923A address space contains many unused addresses.
Undefined addresses between Address 0x00 and Address 0x399
should not be written to, or the AD9923A might operate
incorrectly. Continuous register writes should be performed
carefully to avoid writing to undefined registers.
FIXED REGISTER AREA
ADDR 0x00
ADDR 0x90
ADDR 0x10
ADDR 0x20
ADDR 0x30
ADDR 0x40
ADDR 0x50
ADDR 0x60
V-PATTERN GROUPS
(EACH GROUP USES 40 REGISTERS)
V-SEQUENCES
(EACH VSEQ USES 20 REGISTERS)
CONFIGURABLE REGISTER DATA
ADDR 0x400
FIELDS
(EACH FIELD USES 12 REGISTERS)
MAX 0x7FF
VSEQ START
FIELD START
ADDR 0xFF
ADDR 0x92
AFE REGISTERS
CONFIGURE MEMORY USING
VPAT_NUM AND VSEQ_NUM
MISCELLANEOUS REGISTERS
VD/HD REGISTERS
TIMING CORE REGISTERS
CLPOB MASK REGISTERS
SG PATTERN REGISTERS
SHUTTER CONTROL REGISTERS
INVALID DO NOT ACCESS
0
Figure 86. Layout of AD9923A Registers
ADDR 0x400
ADDR 0x478
ADDR 0x4B4
ADDR 0x4CC
MAX 0x7FF
3 V-PATTERN GROUPS
(40 × 3 = 120 REGISTERS)
4 V-SEQUENCES
(20 × 3 = 60 REGISTERS)
2 FIELDS
(12 × 2 = 24 REGISTERS)
UNUSED MEMORY
0
Figure 87. Example of Register Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9923ABBCZ | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| AD9923ABBCZRL | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| AD9925BBCZRL | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925 | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925BBCZ | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9923ABBCZ | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:觸控式傳感器 輸入類(lèi)型:數(shù)字 輸出類(lèi)型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9923ABBCZRL | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:觸控式傳感器 輸入類(lèi)型:數(shù)字 輸出類(lèi)型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。