- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9923A (Analog Devices, Inc.) CCD Signal Processor with V-Driver and Precision Timing⑩ Generator PDF資料下載
參數(shù)資料
| 型號： | AD9923A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| 中文描述： | CCD信號處理器與V - Driver和精確定時⑩發(fā)生器 |
| 文件頁數(shù)： | 33/88頁 |
| 文件大小： | 852K |
| 代理商： | AD9923A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
AD9923A
Complete Field: Combining V-Sequences
After the V-sequences are created, they are combined to create
different readout fields. A field consists of up to nine regions.
Within each region, a different V-sequence can be selected.
Figure 46 shows how the sequence change position (SCP)
registers designate the line boundary for each region and how
the VSEQSEL registers select the V-sequence for each region.
Registers to control the VSG outputs are also included in the
field registers. Table 16 summarizes the registers used to create
the different fields.
Rev. 0 | Page 33 of 88
The VSEQSEL registers, one for each region, select which
V-sequences are active during each region. The SWEEP
registers can enable the sweep mode during any region.
The MULTI registers are used to enable the multiplier mode
during any region. The SCP registers create the line boundaries
for each region. The VDLEN register specifies the total number
of lines in the field. The total number of pixels per line (HDLEN)
is specified in the V-sequence registers, and the HDLAST
register specifies the number of pixels in the last line of the
field. HDLEN, VDLEN, HDLAST registers are ignored when
the part is in slave mode. The VPATSECOND register is used to
add a second V-pattern group to the XV1 to X12 outputs during
the sensor gate (VSG) line.
The SGMASK register is used to enable or disable each VSG
output. There are two bits for each VSG output to enable
separate masking during SGACTLINE1 and SGACTLINE2.
Setting a masking bit high disables, or masks, the output; setting it
low enables the output. The SGPATSEL register assigns one of the
eight SG patterns to each VSG output. Each SG pattern is created
separately using the SG pattern registers. The SGACTLINE1
register specifies which line in the field contains the VSG
outputs. The optional SGACTLINE2 register allows the same
VSG pulses to repeat on a different line, although separate
masking is available for SGACTLINE1 and SGACTLINE2.
Table 16. Field Registers
Register
VSEQSEL
Length
(Bits)
5
Range
0 to 31 V-sequence
number
High/low
High/low
0 to 4095 line number
0 to 4095 lines
0 to 8191 pixels
0 to 8191 pixels
0 to 31 V-pattern
group number
High/low, each VSG
Description
Selected V-sequence for each region in the field.
SWEEP
MULTI
SCP
VDLEN
HDLAST
VSTARTSECOND 13
VPATSECOND
1
1
12
12
13
Enables sweep mode for each region when set high.
Enables multiplier mode for each region when set high.
Sequence change position (SCP) for each region.
Total number of lines in each field.
Length in pixels of the last HD line in each field.
Start position of the second V-pattern group applied during VSG line.
Selected V-pattern group for the second pattern applied during VSG line.
5
SGMASK
16
Set high to mask each VSG output. Two bits for each VSG output: one for SGLINE1,
and one for SGLINE2.
[0] Masking for VSG1 on SGLINE1.
[1] Masking for VSG1 on SGLINE2.
[2] Masking for VSG2 on SGLINE1.
[3] Masking for VSG2 on SGLINE2.
[15] Masking for VSG8 on SGLINE1.
[16] Masking for VSG8 on SGLINE2.
Selects the VSG pattern number for each VSG output. VSG1[2:0], VSG2[5:3],
VSG3[8:6], VSG4[11:9], VSG5[14:12], VSG6[17:15], VSG7[20:18], VSG8[23:21].
Selects the line in the field where the VSG is active.
Selects a second line in the field to repeat the VSG signals.
SGPATSEL
24
0 to 7 pattern
number, each VSG
0 to 4095 line number
0 to 4095 line number
SGACTLINE1
SGACTLINE2
12
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9923ABBCZ | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| AD9923ABBCZRL | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| AD9925BBCZRL | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925 | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925BBCZ | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9923ABBCZ | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9923ABBCZRL | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。