- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9923ABBCZRL (ANALOG DEVICES INC) CCD Signal Processor with V-Driver and Precision Timing⑩ Generator PDF資料下載
參數資料
| 型號： | AD9923ABBCZRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA105 |
| 封裝： | 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105 |
| 文件頁數： | 28/88頁 |
| 文件大小： | 852K |
| 代理商： | AD9923ABBCZRL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
AD9923A
Rev. 0 | Page 28 of 88
Table 15. V-Sequence Registers
1
Register
HOLD
VMASK
Length
(Bits)
1
2
Range
On/off
0 to 3 mask mode
Description
Use in conjunction with VMASK. 1 = hold instead of FREEZE/RESUME.
Enables the masking of XV1 to XV13 outputs at the locations specified by
the FREEZE/RESUME registers.
0 = no mask.
1 = enable FREEZE1/RESUME1.
2 = enable FREEZE2/RESUME2.
3 = enable both FREEZE1/RESUME1 and FREEZE2/RESUME2.
HD line length in each V-sequence.
Start polarity for each XV1 to XV13 output.
HDLEN
XV1POL to
XV13POL
GROUPSEL
13
1
0 to 8191 pixels
High/low
12
1b for each XV output
Assigns each XV1 to XV13 output to either V-Pattern Group A or
V-Pattern Group B.
0 = assigns to VPATSELA.
1 = assigns to VPATSELB.
When high, all XV outputs combine Group A and Group B.
Selected V-pattern for Group A.
Selected V-pattern for Group B. If SPVTP_ENABLE = 1, VPATSELB is used
for second VTP inserted in SPVTP_ACTLINE.
Selects alternation repetition mode for Group A only.
0 = disable alternation, use VREPA_1 for all lines.
1 = 2-line. Alternate VREPA_1 and VREPA_2 (same as odd/even).
2 = 3-line. Alternate VREPA_1, VREPA_2, and VREPA_3.
3 = 4-line. Alternate VREPA_1, VREPA_2, VREPA_3, and VREPA_4.
Start position for the selected V-Pattern Group A.
Start position for the selected V-Pattern Group B. If SPVTP_ENABLE = 1,
VSTARTB is used for start position of VPATSELB in SPVTP_ACTLINE.
Length of selected V-Pattern Group A.
Length of selected V-Pattern Group B.
Number of repetitions for the V-Pattern Group B for odd lines.
If no alternation is required for Group B, set VREPB_ODD equal to
VREPB_EVEN.
Number of repetitions for the V-Pattern Group B for even lines.
If no alternation is required for Group B, set VREPB_EVEN equal to
VREPB_ODD.
Number of repetitions for the V-Pattern Group A for first lines (odd).
Number of repetitions for the V-Pattern Group A for second lines (even).
Number of repetitions for the V-Pattern Group A for third lines.
Number of repetitions for the V-Pattern Group A for fourth lines.
Pixel location where the XV outputs freeze or hold (see VMASK).
Pixel location where the XV outputs resume operation (see VMASK).
Pixel location where the XV outputs freeze or hold (see VMASK).
Pixel location where the XV outputs resume operation (see VMASK).
Active line for second VTP insertion.
When high, second VTP is inserted into SPVTP_ACTLINE.
TWO_GROUP
VPATSELA
VPATSELB
1
5
5
High/low
0 to 31 V-pattern number
0 to 31 V-pattern number
VPATA_MODE
VSTARTA
VSTARTB
2
13
13
0 to 3 repetition mode
0 to 8191 pixel location
0 to 8191 pixel location
VLENA
VLENB
VREPB_ODD
13
13
12
0 to 8191 pixels
0 to 8191 pixels
0 to 4095 repeats
VREPB_EVEN
12
0 to 4095 repeats
VREPA_1
VREPA_2
VREPA_3
VREPA_4
FREEZE1
RESUME1
FREEZE2
RESUME2
SPVTP_ACTLINE
SPVTP_ENABLE
1
See Table 11 and Table 12 for CLPOB, PBLK, and HBLK registers.
12
12
12
12
13
13
13
13
12
1
0 to 4095 repeats
0 to 4095 repeats
0 to 4095 repeats
0 to 4095 repeats
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 8191 pixel location
0 to 4095 line location
High/low
相關PDF資料 |
PDF描述 |
|---|---|
| AD9925BBCZRL | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925 | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925BBCZ | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9927 | 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator |
| AD9927BBCZ | 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9925 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Vertical Driver and Precision Timing Generator |
發布緊急采購，3分鐘左右您將得到回復。