- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9923ABBCZRL (ANALOG DEVICES INC) CCD Signal Processor with V-Driver and Precision Timing⑩ Generator PDF資料下載
參數資料
| 型號： | AD9923ABBCZRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA105 |
| 封裝： | 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105 |
| 文件頁數： | 60/88頁 |
| 文件大小： | 852K |
| 代理商： | AD9923ABBCZRL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
AD9923A
Rev. 0 | Page 60 of 88
H-COUNTER
RESET
VD
NOTES
1. INTERNAL HD FALLING EDGE IS LATCHED BY CLI RISING EDGE, THEN LATCHED AGAIN BY SHD INTERNAL FALLING EDGE.
2. INTERNAL H-COUNTER IS ALWAYS RESET 32.5 CLOCK CYCLES AFTER THE INTERNAL HD FALLING EDGE.
3. DEPENDING ON THE VALUE OF SHDLOC, H-COUNTER RESET CAN OCCUR 33 OR 34 CLI CLOCK EDGES AFTER THE EXTERNAL HD FALLING EDGE.
4. SHDLOC = 0 IS SHOWN IN ABOVE EXAMPLE. IN THIS CASE, THE H-COUNTER RESET OCCURS 34 CLI RISING EDGES AFTER HD FALLING EDGE.
Figure 77. External VD/HD and Internal H-Counter Synchronization, Slave Mode
HD
CLI
X
X
X
X
X
X
X
X
H-COUNTER
(PIXEL COUNTER)
3ns MIN
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
3ns MIN
SHD
INTERNAL
HD
INTERNAL
t
CLIDLY
X
32.5 CYCLES
0
1
2
X
X
X
X
X
X
X
X
X
0
0
0
1
2
3
4
H-COUNTER
RESET
VD
NOTES
1. TOGGLE POSITIONS CANNOT BE PROGRAMMED WITHIN 28 PIXELS OF PIXEL 0 LOCATION.
Figure 78. Toggle Position Inhibited Area—Master Mode
HD
H-COUNTER
(PIXEL COUNTER)
N
N-1
N-2
NO TOGGLE POSITIONS ALLOWED IN THIS AREA
N-3
N-4
N-5
N-6
N-7
N-8
N-9
N-10
N-11
N-12
N-13
N-14
N-15
N-16
N-17
N-18
N-19
N-20
N-21
N-22
N-23
N-24
N-25
N-26
N-27
N-28
0
H-RESET
VD
NOTES
HD
(PIXEH-COUNTER
NO TOGGLE POSITIONS ALLOWED IN THIS AREA
0
1
2
N-1
N
N-2
N-3
N-4
N-5
N-6
N-7
N-8
N-9
N-10
N-11
N-12
N-13
N-14
N-15
N-16
N-17
N-18
N-19
N-20
N-21
N-22
N-23
N-24
N-25
N-26
N-27
N-28
N-29
N-30
N-31
N-32
N-33
Figure 79. Toggle Position Inhibited Area—Slave Mode
Vertical Toggle Position Placement Near Counter Reset
One additional consideration during the reset of the internal
counters is the vertical toggle position placement. Prior to the
internal counters being reset, there is a region of 28 pixels
during which no toggle positions can be programmed.
As shown in Figure 78, in master mode, the last 28 pixels before
the HD falling edge should not be used for toggle position place-
ment of the XV, VSG, SUBCK, HBLK, PBLK, or CLPOB pulses.
Figure 79 shows the same example for slave mode. The same
restriction applies—the last 28 pixels before the counters are
reset cannot be used. However, the counter reset is delayed with
respect to VD/HD placement; therefore, the inhibited area is
different than it is in master mode.
It is also recommended that Pixel Location 0 is not used for
toggle positions for the VSG and SUBCK pulses.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9925BBCZRL | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925 | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925BBCZ | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9927 | 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator |
| AD9927BBCZ | 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9925 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Vertical Driver and Precision Timing Generator |
發布緊急采購，3分鐘左右您將得到回復。