- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9923ABBCZRL (ANALOG DEVICES INC) CCD Signal Processor with V-Driver and Precision Timing⑩ Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9923ABBCZRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA105 |
| 封裝： | 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105 |
| 文件頁數(shù)： | 67/88頁 |
| 文件大小： | 852K |
| 代理商： | AD9923ABBCZRL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當(dāng)前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
AD9923A
LAYOUT OF INTERNAL REGISTERS
The AD9923A address space is divided into two register areas,
as illustrated in Figure 86. In the first area, Address 0x00 to
Address 0x91 contain the registers for the AFE, miscellaneous
functions, VD/HD parameters, timing core, CLPOB masking,
SG patterns, shutter functions, and memory configuration. The
second area of the address space, beginning at Address 0x400,
consists of the registers for the V-pattern groups, V-sequences,
and fields. This is a configurable set of registers; the user can
decide how many V-pattern groups, V-sequences, and fields are
used in a particular design. Therefore, the addresses for these
registers vary, depending on the number of V-patterns and
V-sequences chosen.
Rev. 0 | Page 67 of 88
Register 0x90 (VPAT_NUM) and Register 0x91 (VSEQ_NUM)
specify the total number of V-pattern groups and V-sequences
used. The starting address for the V-pattern groups is 0x400.
The starting address for a V-sequence is based on the number
of V-pattern groups used, with each V-pattern group occupying
40 register addresses. The starting address for a field register
depends on both the number of V-pattern groups and the
number of V-sequences. Each V-sequence occupies 20 register
addresses, and each field occupies 12 register addresses.
The starting address for a V-sequence is equal to 0x400 plus the
number of V-pattern groups times 40. The starting address for a
field is equal to the starting address of a V-sequence plus the
number of V-sequences times 20. The VPAT, VSEQ, and field
registers must occupy a continuous block of addresses.
Figure 87 shows an example with three V-pattern groups, four
V-sequences, and two fields. The starting address for the V-pattern
groups is 0x400. Because VPAT_NUM = 3, the V-pattern groups
occupy 120 address locations. The start of the V-sequence register
is 0x400 + 120 = 0x478. With VSEQ_NUM = 3, the V-sequences
occupy 60 address locations. Therefore, the field registers begin at
0x448 + 60 = 0x4B4.
The AD9923A address space contains many unused addresses.
Undefined addresses between Address 0x00 and Address 0x399
should not be written to, or the AD9923A might operate
incorrectly. Continuous register writes should be performed
carefully to avoid writing to undefined registers.
FIXED REGISTER AREA
ADDR 0x00
ADDR 0x90
ADDR 0x10
ADDR 0x20
ADDR 0x30
ADDR 0x40
ADDR 0x50
ADDR 0x60
V-PATTERN GROUPS
(EACH GROUP USES 40 REGISTERS)
V-SEQUENCES
(EACH VSEQ USES 20 REGISTERS)
CONFIGURABLE REGISTER DATA
ADDR 0x400
FIELDS
(EACH FIELD USES 12 REGISTERS)
MAX 0x7FF
VSEQ START
FIELD START
ADDR 0xFF
ADDR 0x92
AFE REGISTERS
CONFIGURE MEMORY USING
VPAT_NUM AND VSEQ_NUM
MISCELLANEOUS REGISTERS
VD/HD REGISTERS
TIMING CORE REGISTERS
CLPOB MASK REGISTERS
SG PATTERN REGISTERS
SHUTTER CONTROL REGISTERS
INVALID DO NOT ACCESS
0
Figure 86. Layout of AD9923A Registers
ADDR 0x400
ADDR 0x478
ADDR 0x4B4
ADDR 0x4CC
MAX 0x7FF
3 V-PATTERN GROUPS
(40 × 3 = 120 REGISTERS)
4 V-SEQUENCES
(20 × 3 = 60 REGISTERS)
2 FIELDS
(12 × 2 = 24 REGISTERS)
UNUSED MEMORY
0
Figure 87. Example of Register Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9925BBCZRL | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925 | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925BBCZ | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9927 | 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator |
| AD9927BBCZ | 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9925 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Vertical Driver and Precision Timing Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。