- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9923ABBCZRL (ANALOG DEVICES INC) CCD Signal Processor with V-Driver and Precision Timing⑩ Generator PDF資料下載
參數資料
| 型號： | AD9923ABBCZRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA105 |
| 封裝： | 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105 |
| 文件頁數： | 48/88頁 |
| 文件大小： | 852K |
| 代理商： | AD9923ABBCZRL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
AD9923A
SUBCK: Suppression
Normally, the SUBCK begins pulsing on the line following the
sensor gate line (VSG). Some CCDs require suppressing the
SUBCK pulse for one or more lines following the VSG line. The
SUBCKSUPPRESS register enables such suppression.
Rev. 0 | Page 48 of 88
Readout After Exposure
After the exposure, the readout of the CCD data occurs, beginning
with the sensor gate (VSG) operation. By default, the AD9923A
generates VSG pulses in every field. When only a single exposure
and readout frame are needed, as is the case in the CCD preview
mode, the VSG and SUBCK pulses can operate in every field.
However, often during readout, the SUBCK output must be
suppressed until the readout is complete. The READOUTNUM
register specifies the number of additional fields after the exposure
to continue the suppression of SUBCK. READOUTNUM can be
programmed for 0 to 7 fields, and should be preprogrammed at
startup, not at the same time as the exposure write. A typical
interlaced CCD frame readout mode generally requires two fields
of SUBCK suppression (READOUTNUM = 2) during readout.
A three-field, six-phase CCD requires three fields of SUBCK
suppression after the readout begins (READOUTNUM = 3).
If SUBCK output is required to initiate backup during the last field
of readout, program the READOUTNUM register to one less
than the total number of CCD readout fields. Similar to the
exposure operation, the readout operation must be triggered
using the TRIGGER register.
SUBCK: Additional Masking
The SUBCKMASK register (Address 0x65) allows more complex
SUBCK masking. If SUBCKMASK = 1, it starts masking the
SUBCK at the next VD edge. If SUBCKMASK = 2, it enables
users to select the internal SHUT3 signal and create a custom
SUBCK masking pattern that spans several fields.
When generating an exposure by using the TRIGGER register,
as previously described in the Readout After Exposure section,
the AD9923A outputs the SUBCK and VSG signals on every
field by default. This works well for continuous, single field
exposure and readout operations, such as those in the CCD live
preview mode. However, if the CCD requires a longer exposure
time, or if multiple readout fields are needed, the TRIGGER
register is needed to initiate specific exposure and readout
sequences.
Typically, the exposure and readout bits in the TRIGGER register
are used together. This initiates a complete exposure-plus-readout
operation. After the exposure, the readout occurs automatically.
The values in the EXPOSURE and READOUTNUM registers
determine the length of each operation.
It is possible to independently trigger the readout operation
without triggering the exposure operation. This causes the readout
to occur at the next VD, and the SUBCK output is suppressed
according to the value set in the READOUTNUM register.
The TRIGGER register also controls the SHUT and VSUB signals.
Each signal is individually controlled, but dependent on the
triggering of the exposure and readout operations. See Figure 71
for a complete example of triggering the exposure and readout
operations.
Alternatively, it is possible to manually control the exposure and
readout operations by carefully updating the SUBCKSUPPRESS
and VSG masking registers upon every VD field. As described in
the following sections, it is possible to have partial or full manual
control of the shutter signals. This allows greater flexibility in
generating custom exposure/readout/shutter signal timing.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9925BBCZRL | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925 | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925BBCZ | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9927 | 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator |
| AD9927BBCZ | 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9925 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Vertical Driver and Precision Timing Generator |
發布緊急采購，3分鐘左右您將得到回復。