欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD9923ABBCZRL
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
中文描述: SPECIALTY CONSUMER CIRCUIT, PBGA105
封裝: 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105
文件頁數(shù): 37/88頁
文件大小: 852K
代理商: AD9923ABBCZRL
AD9923A
Vertical Sensor Gate (Shift Gate) Patterns
In an interline CCD, the vertical sensor gates (VSG) are used to
transfer the pixel charges from the light sensitive image area
into the light shielded vertical registers. From the light shielded
vertical registers, the image is then read line-by-line using the
XV1 to XV13 vertical transfer pulses in conjunction with the
high speed horizontal clocks.
Rev. 0 | Page 37 of 88
Table 19 summarizes the VSG pattern registers. The AD9923A
has eight VSG outputs, VSG1 to VSG8. Each output can be
assigned to one of eight programmed patterns by using the
SGPATSEL register. Each pattern is generated in a similar
manner as the V-pattern groups, with a programmable start
polarity (SGPOL), first toggle position (SGTOG1), and second
toggle position (SGTOG2). The active line where the VSG1 to
VSG8 pulses occur is programmable using the SGACTLINE1
and SGACTLINE2 registers. Additionally, any of the VSG1 to
VSG8 pulses can be individually disabled using the SGMASK
register. The individual masking allows all SG patterns to be
preprogrammed, and the appropriate pulses for each field can
be separately enabled. For maximum flexibility, the SGPATSEL,
SGMASK, and SGACTLINE registers are separately programmable
for each field. More detail is given in the Complete Field:
Combining V-Sequences section.
Additionally, there is the SGMASK_BYP register (Address 0x59)
that overrides SG masking in the field registers. The SGMASK_BYP
register allows sensor gate masking to be changed without
modifying the field register values. The SGMASK_BYP register
is SCK updated; therefore, the new SG-masking values update
immediately.
Table 19. VSG Pattern Registers
1
Register
SGPOL
SGTOG1
Length
(Bits)
1
13
Range
High/low
0 to 8191 pixel
location
0 to 8191 pixel
location
High/low for
each VSG
0 or 1
Description
Sensor gate starting polarity for SG patterns 0 to 7.
First toggle position for SG patterns 0 to 7.
SGTOG2
13
Second toggle position for SG patterns 0 to 7.
SGMASK_BYP
8
SGMASK Bypass. This register overrides the SGMASK values in each field register. One bit
for each output, where Bit[0] is for VSG1 output and Bit 7 is for VSG8 output.
0 = active.
1 = mask output.
1: enables SGMASK bypass.
SGMASK_BYP_EN
1
See field registers in Table 16.
1
VD
HD
PROGRAMMABLE SETTINGS FOR EACH PATTERN:
1
START POLARITY OF PULSE.
2
FIRST TOGGLE POSITION.
3
SECOND TOGGLE POSITION.
4
ACTIVE LINE FOR VSG PULSES WITHIN THE FIELD (PROGRAMMABLE IN THE FIELD REGISTER, NOT FOR EACH PATTERN).
Figure 50. Vertical Sensor Gate Pulse Placement
VSG PATTERNS
4
1
2
3
0
相關(guān)PDF資料
PDF描述
AD9925BBCZRL CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925 CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925BBCZ CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9927 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
AD9927BBCZ 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9923BBCZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9923BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9924BBCZ 制造商:Analog Devices 功能描述:
AD9924BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD9925 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Vertical Driver and Precision Timing Generator
主站蜘蛛池模板: 深圳市| 海城市| 贵定县| 平顺县| 布尔津县| 和龙市| 晋中市| 大化| 南丰县| 张北县| 平顶山市| 渝中区| 南靖县| 临邑县| 淅川县| 景泰县| 巴东县| 阿巴嘎旗| 汝阳县| 唐河县| 青海省| 巴彦淖尔市| 定结县| 珲春市| 双城市| 隆回县| 平邑县| 信丰县| 武宁县| 南京市| 临汾市| 乐昌市| 锦州市| 措美县| 新安县| 合阳县| 壤塘县| 黄平县| 靖宇县| 雅江县| 正镶白旗|