- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄68777 > 1215E TEST/JTAG SUPPORT|CMOS|QFP|48PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | 1215E |
| 英文描述： | TEST/JTAG SUPPORT|CMOS|QFP|48PIN|PLASTIC |
| 中文描述： | 測(cè)試/ JTAG支持|的CMOS | QFP封裝| 48PIN |塑料 |
| 文件頁(yè)數(shù)： | 30/92頁(yè) |
| 文件大小： | 1041K |
| 代理商： | 1215E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
36
Agere Systems Inc.
User Manual
April 2001
Advanced Operational Mode
497AE and 1215E Boundary-Scan Master 2
Appendix B—BSM2 Internal Register
Descriptions (continued)
BSM2 Register Addressing, Reading, and
Writing (continued)
497AE Addressing (Indirect)
Addressing in the 497AE is accomplished in two steps.
First the PTR register must be selected by driving the
RA pin of the 497AE to 0. The first subsequent write to
the 8-bit data bus (D[0:7]) will be taken to be the
address of the BIR to be accessed. Only the 5 low
order bits of the byte written will be decoded as a BIR
address.
497AE Register Size, Byte Transfer, and Synchroni-
zation of Reads and Writes
The 8-bit data bus of the 497AE can accommodate
only single-byte read and write operations. A BIR can
have a length of 2 or 4 bytes. As a result, access to an
n-byte BIR normally takes exactly n consecutive single-
byte bus cycles to complete. The order of transfer is
from the lowest-order byte to the highest-order byte.
To enable the controlling processor to synchronize
multibyte data transfers, all BIRs are designed such
that whenever the processor writes into the PTR, the
lowest-order byte of the selected BIR will always be the
first byte to be transferred in a subsequent BIR read or
write operation—regardless of any prior byte transfers.
So if, in error, a user’s microcode transfers 3 bytes to a
4-byte register, writing the PTR will always produce
resynchronization and ensure that the next read or
write will start with the lowest-order byte of the next
register target.
Even though the user may be confident that resynchro-
nization is easily achieved, it may be necessary to
know the results when insufficient bytes have been
transferred to achieve the full writing of some register.
Assume that m < n. Then, the effect of an m-byte trans-
fer to or from an n-byte BIR (occurring between any
two consecutive PTR writes) varies according to the
following conditions:
s
If the BIR is either TVOR or TVIR, then the contents
the address pointer (APO or API) will be unchanged
by the incomplete write. All TVOR and TVIR data
transfers must occur in multiples of 16-bit words.
s
Otherwise, the least significant m bytes of the BIR
will have been written if the transfer was a write oper-
ation. The higher n-m bytes of the BIR will have
retained the values they held prior to the incomplete
write operation. In other words, with 8-bit bus size
selected, all BIR write operations are byte-effective—
they alter contents of a BIR along the byte bound-
aries.
A memory buffer (FIFO) example: to write into the 2-
byte TVOR, a total of two single-byte write cycles are
required, starting with the first byte (byte 0). The entire
word in the TVOR is written into the TVO memory only
after the second byte (byte 1) has been written into the
TVOR. If, for some reason, the processor selected
another BIR (through a PTR write) just after the trans-
fer of the first byte (byte 0), then data transfer would
restart with the first byte (byte 0) of the newly selected
BIR (byte transfer is thus resynchronized). Moreover,
the contents of the TVOR (partially altered) would not
have been written into the TVO.
A nonmemory buffer (FIFO) example: had the BIR in
question been SAR instead of TVOR, the first byte
would have been written into the lowest-ordered byte
(byte 0) of the SAR. The remaining 3 bytes of the SAR
(byte 1—byte 3) would have retained the values they
held prior to the incomplete write operation.
1215E Addressing (Direct)
The address of the register to be read or written is writ-
ten to the 5-bit address bus (RA[0:4]). The address is
directly decoded; and the addressed BIR, selected.
1215E Data Reads and Writes
In the 1215E, a 32-bit register is accessed via two
sequential address operations on the RA[0:4] bus.
Data transfer occurs on 16-bit word boundaries by
reading to, or writing from, the 16-bit data bus
(D[0:15]). The 1215E differs from the 497AE in that the
latter latches an address and automatically indexes it
as a read or write requires.
Timing of events associated with reading and writing
specific registers is addressed in the following section.
Timing of Actions Resulting from Writing
Registers
Actions Taken Upon Writing a Register (497AE
Synchronous Operation)
An action programmed by means of writing to a BIR
occurs on the second
positive edge of TCKIN after CE*
goes active (is driven to 0) following latching of the
input data. See Figure 8 and Figure 16.
Actions Taken Upon Writing a Register (Asynchro-
nous Operation—497AE and 1215E)
An action programmed by means of writing to a BIR
occurs on the second
positive clock edge after CE*
goes inactive (is driven to 1).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1243-TYPE | Uncooled Laser Transmitter |
| 1245-TYPE | Uncooled Laser Transmitter |
| 125-0212-3 | EINBAUSTECKER PUSH PULL 8POL |
| 125-0213-6 | STECKER PUSH PULL 4POL |
| 125-0214-9 | KUPPLUNG PUSH PULL 4POL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 1215-EN | 制造商:Thomas & Betts 功能描述:INSERT BUSHING--2 |
| 1215F10 | 功能描述:BATT PK 15.0V AA SIZE CARBN ZINC RoHS:否 類(lèi)別:電池產(chǎn)品 >> 電池組 系列:Eveready® MSDS 材料安全數(shù)據(jù)表:Nickel Cadmium Battery MSDS 標(biāo)準(zhǔn)包裝:1 系列:Cadnica 電池化學(xué):鎳鎘 可充電:是 電池大小:D 單元數(shù):10 電壓 - 額定:12V 容量:4Ah 結(jié)構(gòu):正面至背面，5 排 x 2 芯電池 端接類(lèi)型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 請(qǐng)注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名稱(chēng):SY125-L025 |
| 1215F2 | 功能描述:BATT PK 3.0V AA SIZE CARBON ZINC RoHS:否 類(lèi)別:電池產(chǎn)品 >> 電池組 系列:Eveready® MSDS 材料安全數(shù)據(jù)表:Nickel Cadmium Battery MSDS 標(biāo)準(zhǔn)包裝:1 系列:Cadnica 電池化學(xué):鎳鎘 可充電:是 電池大小:D 單元數(shù):10 電壓 - 額定:12V 容量:4Ah 結(jié)構(gòu):正面至背面，5 排 x 2 芯電池 端接類(lèi)型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 請(qǐng)注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名稱(chēng):SY125-L025 |
| 1215F2X2 | 功能描述:BATT PK 6.0V AA SIZE CARBON ZINC RoHS:否 類(lèi)別:電池產(chǎn)品 >> 電池組 系列:Eveready® MSDS 材料安全數(shù)據(jù)表:Nickel Cadmium Battery MSDS 標(biāo)準(zhǔn)包裝:1 系列:Cadnica 電池化學(xué):鎳鎘 可充電:是 電池大小:D 單元數(shù):10 電壓 - 額定:12V 容量:4Ah 結(jié)構(gòu):正面至背面，5 排 x 2 芯電池 端接類(lèi)型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 請(qǐng)注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名稱(chēng):SY125-L025 |
| 1215F2X3 | 功能描述:BATT PK 9.0V AA SIZE CARBON ZINC RoHS:否 類(lèi)別:電池產(chǎn)品 >> 電池組 系列:Eveready® MSDS 材料安全數(shù)據(jù)表:Nickel Cadmium Battery MSDS 標(biāo)準(zhǔn)包裝:1 系列:Cadnica 電池化學(xué):鎳鎘 可充電:是 電池大小:D 單元數(shù):10 電壓 - 額定:12V 容量:4Ah 結(jié)構(gòu):正面至背面，5 排 x 2 芯電池 端接類(lèi)型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 請(qǐng)注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名稱(chēng):SY125-L025 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。