- 您現在的位置：買賣IC網 > PDF目錄68777 > 1215E TEST/JTAG SUPPORT|CMOS|QFP|48PIN|PLASTIC PDF資料下載
參數資料
| 型號： | 1215E |
| 英文描述： | TEST/JTAG SUPPORT|CMOS|QFP|48PIN|PLASTIC |
| 中文描述： | 測試/ JTAG支持|的CMOS | QFP封裝| 48PIN |塑料 |
| 文件頁數： | 78/92頁 |
| 文件大小： | 1041K |
| 代理商： | 1215E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
8
Agere Systems Inc.
User Manual
April 2001
Advanced Operational Mode
497AE and 1215E Boundary-Scan Master 2
Architecture of the BSM2 (continued)
Test Data Memories (FIFOs)
There are two test data memories (TVI and TVO).
Each consists of 8K bits organized in 512 16-bit words.
They behave as FIFOs during normal load-scan-
unload operation. In such a case, it is not necessary for
the controlling processor to specify addresses for writ-
ing to, or reading from, the test data memories. To
reset a FIFO, the relevant address pointer register (API
or APO) can be loaded with the value 0.
However, in ATPG mode the test data memories do not
operate as FIFOs. In such a case, these memories
hold information about circuit interconnect necessary to
create conflict-free ATPG. FIFO organization is not
appropriate in ATPG mode. In this mode, BSM2 needs
a memory pointer permitting it to loop through the cir-
cuit interconnection information—once for each vector
to be generated. In ATPG mode, the words of the
memories can be written and read individually using
their respective address pointer registers, API and
Analysis.)
TVI Test Data Memory (FIFO)
This 8K-bit memory receives the output test data from
the selected/attached B-S chain during normal scan
operation.
During ATPG operation, the B-S chain output data
stream is re-directed to a signature analysis register
(SAR). The TVI test data memory is used during ATPG
for a portion of a circuit map that permits the test gen-
eration function to avoid bus conflict in the application
of otherwise circuit independent algorithms. More
Modification (SSM), and Signature Analysis.
TVO Test Data Memory (FIFO)
This 8K-bit memory stores the test stimulus data to be
scanned into a selected/attached B-S chain during nor-
mal scan operation.
During ATPG operation, the test stimulus is provided
by the test pattern generation hardware. The TVO test
data memory is used to store a portion of the circuit
map mentioned above.
User-Definable I/O (1215E Only)
The 1215E provides three pins for user-definable I/O—
USERIN, USEROUT1, and USEROUT2. These might
be interfaced to a DMA controller, for example.
USERIN
The USERIN pin provides the capability of optionally
monitoring the state of a user selected signal without
adding additional parallel I/O decoding logic to a
design. Because of pin limitations it is not available on
the 497AE device. If it is unused in the 1215E design, it
should not be left floating, but tied either high or low.
Note: The USERIN signal is not latched in the BSM2.
Stability of this signal is the responsibility of the
user.
USEROUT0
The USEROUT0 pin provides the means of signalling
an interrupt to the controlling processor according to
certain conditions of the Test Data Memories (FIFOs)
(e.g., full, empty, etc.).
The pin can be considered to be the output of a 9-input
OR tree as follows: The USR0 bit in the CUTO register
is ORed with the STAT[15:12] and STAT [3:0] bits of the
status register under control of a mask programmed in
the USRC0[7:0] bits of the CMU register.
USEROUT1
The USEROUT1 pin provides the means of signalling
an interrupt to the controlling processor according to
certain conditions of the Test Data Memories (FIFOs)
(e.g., full, empty, etc.).
The pin can be considered to be the output of a 9-input
OR tree as follows: The USR1 bit in the CUTI register
is ORed with the STAT[15:12] and STAT [3:0] bits of the
status register under control of a mask programmed in
the USRC1[7:0] bits of the CMU register.
相關PDF資料 |
PDF描述 |
|---|---|
| 1243-TYPE | Uncooled Laser Transmitter |
| 1245-TYPE | Uncooled Laser Transmitter |
| 125-0212-3 | EINBAUSTECKER PUSH PULL 8POL |
| 125-0213-6 | STECKER PUSH PULL 4POL |
| 125-0214-9 | KUPPLUNG PUSH PULL 4POL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 1215-EN | 制造商:Thomas & Betts 功能描述:INSERT BUSHING--2 |
| 1215F10 | 功能描述:BATT PK 15.0V AA SIZE CARBN ZINC RoHS:否 類別:電池產品 >> 電池組 系列:Eveready® MSDS 材料安全數據表:Nickel Cadmium Battery MSDS 標準包裝:1 系列:Cadnica 電池化學:鎳鎘 可充電:是 電池大小:D 單元數:10 電壓 - 額定:12V 容量:4Ah 結構:正面至背面，5 排 x 2 芯電池 端接類型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 請注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名稱:SY125-L025 |
| 1215F2 | 功能描述:BATT PK 3.0V AA SIZE CARBON ZINC RoHS:否 類別:電池產品 >> 電池組 系列:Eveready® MSDS 材料安全數據表:Nickel Cadmium Battery MSDS 標準包裝:1 系列:Cadnica 電池化學:鎳鎘 可充電:是 電池大小:D 單元數:10 電壓 - 額定:12V 容量:4Ah 結構:正面至背面，5 排 x 2 芯電池 端接類型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 請注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名稱:SY125-L025 |
| 1215F2X2 | 功能描述:BATT PK 6.0V AA SIZE CARBON ZINC RoHS:否 類別:電池產品 >> 電池組 系列:Eveready® MSDS 材料安全數據表:Nickel Cadmium Battery MSDS 標準包裝:1 系列:Cadnica 電池化學:鎳鎘 可充電:是 電池大小:D 單元數:10 電壓 - 額定:12V 容量:4Ah 結構:正面至背面，5 排 x 2 芯電池 端接類型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 請注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名稱:SY125-L025 |
| 1215F2X3 | 功能描述:BATT PK 9.0V AA SIZE CARBON ZINC RoHS:否 類別:電池產品 >> 電池組 系列:Eveready® MSDS 材料安全數據表:Nickel Cadmium Battery MSDS 標準包裝:1 系列:Cadnica 電池化學:鎳鎘 可充電:是 電池大小:D 單元數:10 電壓 - 額定:12V 容量:4Ah 結構:正面至背面，5 排 x 2 芯電池 端接類型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 請注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名稱:SY125-L025 |
發布緊急采購，3分鐘左右您將得到回復。