- 您現在的位置：買賣IC網 > PDF目錄371046 > MC68B912B32 (Motorola, Inc.) 2.5V 100ppm/Degrees C, 50uA in SOT23-3 Series (Bandgap) Voltage Reference 3-SOT-23 -40 to 125 PDF資料下載
參數資料
| 型號： | MC68B912B32 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 2.5V 100ppm/Degrees C, 50uA in SOT23-3 Series (Bandgap) Voltage Reference 3-SOT-23 -40 to 125 |
| 中文描述： | 16位微控制器 |
| 文件頁數： | 101/128頁 |
| 文件大小： | 748K |
| 代理商： | MC68B912B32 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁當前第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
MC68HC912B32
MC68HC912B32TS/D
MOTOROLA
101
RX4XE — Receive 4X Enable
Reception of a BREAK symbol automatically clears this bit and sets the BSVR register to $1C.
0 = BDLC transmits and receives at 10.4 kbps
1 = BDLC is in 4X receive only operation
NBFS — Normalization Bit Format Select
Controls the format of the normalization bit.
0 = Normalization bit is a zero (0) when the response part of an in-frame response (IFR) does not
end with a CRC byte. Normalization bit is a one (1) when the response part of an in-frame re-
sponse (IFR) ends with a CRC byte.
1 = Normalization bit is a one (1) when the response part of an in-frame response (IFR) does not
end with a CRC byte. Normalization bit is a zero (0) when the response part of an in-frame re-
sponse (IFR) ends with a CRC byte.
TEOD — Transmit End of Data
Marks the end of a BDLC message by appending an 8-bit CRC after completing transmission of the
current byte. This bit is also used to end an IFR transmission.
0 = TEOD is automatically cleared at the rising edge of the first CRC bit or if an error is detected.
When TEOD is used to end an IFR transmission, TEOD is cleared when the BDLC receives
back a valid EOD symbol or an error condition occurs.
1 = Transmit EOD symbol
TSIFR, TMIFR1, TMIFR0 — Transmit In-Frame Response Control
Controls the type of in-frame response being sent. If more than one bit is set, the bits will be interpreted
according to
Table 34
although the bits can be read back as they were set.
The BDLC supports the in-frame response (IFR) features of J1850. The four types of J1850 IFR are
shown below.
Table 34 Transmit In-Frame Response Control Bit Priority Encoding
Write/Read
TMIFR1
0
Internal Interpretation
TMIFR1
0
0
1
0
TSIFR
0
1
0
0
TMIFR0
0
TSIFR
0
1
0
0
TMIFR0
0
0
0
1
1
0
1
Shaded cells indicate bits which do not affect internal interpretation. These bits will be read
back as written.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68C912B32FU8 | 16-Bit Microcontroller |
| MC68B912B32FU8 | 16-Bit Microcontroller |
| MC68C912B32CFU8 | 16-Bit Microcontroller |
| MC68CK338 | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| MC68EC060 | 32-Bit Microprocessors.(32位微處理器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC68B912B32FU8 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Microcontroller |
| MC68BOOL | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68BOOP | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68BOOS | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68C812A4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Supplement MC68C812A4 3.3V Electrical Characteristics |
發布緊急采購，3分鐘左右您將得到回復。