欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MC68B912B32
廠商: Motorola, Inc.
英文描述: 2.5V 100ppm/Degrees C, 50uA in SOT23-3 Series (Bandgap) Voltage Reference 3-SOT-23 -40 to 125
中文描述: 16位微控制器
文件頁數: 67/128頁
文件大小: 748K
代理商: MC68B912B32
MC68HC912B32
MC68HC912B32TS/D
MOTOROLA
67
PPOL3 — PWM Channel 3 Polarity
0 = Channel 3 output is low at the beginning of the clock cycle; high when the duty count is reached.
1 = Channel 3 output is high at the beginning of the clock cycle; low when the duty count is reached.
PPOL2 — PWM Channel 2 Polarity
0 = Channel 2 output is low at the beginning of the clock cycle; high when the duty count is reached.
1 = Channel 2 output is high at the beginning of the clock cycle; low when the duty count is reached.
PPOL1 — PWM Channel 1 Polarity
0 = Channel 1 output is low at the beginning of the clock cycle; high when the duty count is reached.
1 = Channel 1 output is high at the beginning of the clock cycle; low when the duty count is reached.
PPOL0 — PWM Channel 0 Polarity
0 = Channel 0 output is low at the beginning of the clock cycle; high when the duty count is reached.
1 = Channel 0 output is high at the beginning of the clock cycle; low when the duty count is reached.
Depending on the polarity bit, the duty registers may contain the count of either the high time or the low
time. If the polarity bit is zero and left alignment is selected, the duty registers contain a count of the low
time. If the polarity bit is one, the duty registers contain a count of the high time. For center-aligned op-
eration the high or low time is multiplied by two.
Setting any of the PWENx bits causes the associated port P line to become an output regardless of the
state of the associated data direction register (DDRP) bit. This does not change the state of the data
direction bit. When PWENx returns to zero, the data direction bit controls I/O direction. On the front end
of the PWM channel, the scaler clock is enabled to the PWM circuit by the PWENx enable bit being
high. When all four PWM channels are disabled, the prescaler counter shuts off to save power. There
is an edge-synchronizing gate circuit to guarantee that the clock will only be enabled or disabled at an
edge.
Read and write anytime.
PWEN3 — PWM Channel 3 Enable
The pulse modulated signal will be available at port P, bit 3 when its clock source begins its next cycle.
0 = Channel 3 is disabled.
1 = Channel 3 is enabled.
PWEN2 — PWM Channel 2 Enable
The pulse modulated signal will be available at port P, bit 2 when its clock source begins its next cycle.
0 = Channel 2 is disabled.
1 = Channel 2 is enabled.
PWEN1 — PWM Channel 1 Enable
The pulse modulated signal will be available at port P, bit 1 when its clock source begins its next cycle.
0 = Channel 1 is disabled.
1 = Channel 1 is enabled.
PWEN0 — PWM Channel 0 Enable
The pulse modulated signal will be available at port P, bit 0 when its clock source begins its next cycle.
0 = Channel 0 is disabled.
1 = Channel 0 is enabled.
PWEN
— PWM Enable
$0042
Bit 7
6
5
4
3
2
1
Bit 0
0
0
0
0
PWEN3
PWEN2
PWEN1
PWEN0
RESET:
0
0
0
0
0
0
0
0
相關PDF資料
PDF描述
MC68C912B32FU8 16-Bit Microcontroller
MC68B912B32FU8 16-Bit Microcontroller
MC68C912B32CFU8 16-Bit Microcontroller
MC68CK338 Highly Integrated, Low-Power, 32-Bit Microcontroller
MC68EC060 32-Bit Microprocessors.(32位微處理器)
相關代理商/技術參數
參數描述
MC68B912B32FU8 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Microcontroller
MC68BOOL 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC68BOOP 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC68BOOS 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC68C812A4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Supplement MC68C812A4 3.3V Electrical Characteristics
主站蜘蛛池模板: 肃南| 大同市| 海晏县| 吉安县| 西宁市| 阳东县| 宁南县| 洪雅县| 台安县| 聂拉木县| 高台县| 惠东县| 新乡市| 阿巴嘎旗| 营口市| 莱阳市| 曲周县| 防城港市| 新巴尔虎左旗| 永安市| 贵港市| 年辖:市辖区| 普兰县| 静乐县| 武穴市| 德保县| 浦北县| 来安县| 兴安县| 来宾市| 颍上县| 土默特左旗| 潢川县| 南江县| 上思县| 吉林省| 英超| 林周县| 孝昌县| 两当县| 老河口市|