- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371046 > MC68B912B32 (Motorola, Inc.) 2.5V 100ppm/Degrees C, 50uA in SOT23-3 Series (Bandgap) Voltage Reference 3-SOT-23 -40 to 125 PDF資料下載
參數(shù)資料
| 型號： | MC68B912B32 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 2.5V 100ppm/Degrees C, 50uA in SOT23-3 Series (Bandgap) Voltage Reference 3-SOT-23 -40 to 125 |
| 中文描述： | 16位微控制器 |
| 文件頁數(shù)： | 15/128頁 |
| 文件大小： | 748K |
| 代理商： | MC68B912B32 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
MC68HC912B32
MC68HC912B32TS/D
MOTOROLA
15
3.4 Port Signals
The MC68HC912B32 incorporates eight ports which are used to control and access the various device
subsystems. When not used for these purposes, port pins may be used for general-purpose I/O. In ad-
dition to the pins described below, each port consists of a data register which can be read and written
at any time, and, with the exception of port AD and PE[1:0], a data direction register which controls the
direction of each pin. After reset all port pins are configured as input.
3.4.1 Port A
Port A pins are used for address and data in expanded modes. The port data register is not in the ad-
dress map during expanded and peripheral mode operation. When it is in the map, port A can be read
or written at anytime.
Register DDRA determines whether each port A pin is an input or output. DDRA is not in the address
map during expanded and peripheral mode operation. Setting a bit in DDRA makes the corresponding
bit in port A an output; clearing a bit in DDRA makes the corresponding bit in port A an input. The default
reset state of DDRA is all zeros.
When the PUPA bit in the PUCR register is set, all port A input pins are pulled up internally by an active
pull-up device. This bit has no effect if the port is being used in expanded modes as the pull-ups are
inactive.
Setting the RDPA bit in register RDRIV causes all port A outputs to have reduced drive level. RDRIV
can be written once after reset. RDRIV is not in the address map in peripheral mode. Refer to
6 Bus
Control and Input/Output
.
3.4.2 Port B
Port B pins are used for address and data in expanded modes. The port data register is not in the ad-
dress map during expanded and peripheral mode operation. When it is in the map, port B can be read
or written at anytime.
Register DDRB determines whether each port B pin is an input or output. DDRB is not in the address
map during expanded and peripheral mode operation. Setting a bit in DDRB makes the corresponding
bit in port B an output; clearing a bit in DDRB makes the corresponding bit in port B an input. The default
reset state of DDRB is all zeros.
When the PUPB bit in the PUCR register is set, all port B input pins are pulled up internally by an active
pull-up device. This bit has no effect if the port is being used in expanded modes as the pull-ups are
inactive.
Setting the RDPB bit in register RDRIV causes all port B outputs to have reduced drive level. RDRIV
can be written once after reset. RDRIV is not in the address map in peripheral mode. Refer to
6 Bus
Control and Input/Output
.
3.4.3 Port E
Port E pins operate differently from port A and B pins. Port E pins are used for bus control signals and
interrupt service request signals. When a pin is not used for one of these specific functions, it can be
used as general-purpose I/O. However, two of the pins (PE[1:0]) can only be used for input, and the
states of these pins can be read in the port data register even when they are used for IRQ and XIRQ.
The PEAR register determines pin function, and register DDRE determines whether each pin is an input
or output when it is used for general-purpose I/O. PEAR settings override DDRE settings. Because
PE[1:0] are input-only pins, only DDRE[7:2] have effect. Setting a bit in the DDRE register makes the
corresponding bit in port E an output; clearing a bit in the DDRE register makes the corresponding bit
in port E an input. The default reset state of DDRE is all zeros.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68C912B32FU8 | 16-Bit Microcontroller |
| MC68B912B32FU8 | 16-Bit Microcontroller |
| MC68C912B32CFU8 | 16-Bit Microcontroller |
| MC68CK338 | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| MC68EC060 | 32-Bit Microprocessors.(32位微處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68B912B32FU8 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Microcontroller |
| MC68BOOL | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68BOOP | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68BOOS | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68C812A4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Supplement MC68C812A4 3.3V Electrical Characteristics |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。