欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: MC68CK338
廠商: Motorola, Inc.
元件分類: 32位微控制器
英文描述: Highly Integrated, Low-Power, 32-Bit Microcontroller
中文描述: 高度集成,低功耗,32位微控制器
文件頁數(shù): 118/133頁
文件大小: 798K
代理商: MC68CK338
MOTOROLA
118
MC68CK338
MC68CK338TS/D
NOTES:
1. All AC timing is shown with respect to 20% V
DD
and 70% V
DD
levels unless otherwise noted.
2. When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum
allowable t
Xcyc
period is reduced when the duty cycle of the external clock varies. The relationship between ex-
ternal clock input duty cycle and minimum t
Xcyc
is expressed:
Minimum t
Xcyc
period = minimum t
XCHL
/ (50% – external clock input duty cycle tolerance).
3. Specification 9A is the worst-case skew between AS and DS or CS. The amount of skew depends on the relative
loading of these signals. When loads are kept within specified limits, skew will not cause AS and DS to fall out-
side the limits shown in specification 9.
4. If multiple chip selects are used, CS width negated (specification 15) applies to the time from the negation of a
heavily loaded chip select to the assertion of a lightly loaded chip select. The CS width negated specification
between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
5. Hold times are specified with respect to DS or CS on asynchronous reads and with respect to CLKOUT on fast
cycle reads. The user is free to use either hold time.
6. Maximum value is equal to (t
cyc
/ 2) + 25 ns.
7. If the asynchronous setup time (specification 47A) requirements are satisfied, the DSACK[1:0] low to data setup
time (specification 31) and DSACK[1:0] low to BERR low setup time (specification 48) can be ignored. The data
must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle. BERR must
satisfy only the late BERR low to clock low setup time (specification 27A) for the following clock cycle.
8. To ensure coherency during every operand transfer, BG is not asserted in response to BR until after all cycles
of the current operand transfer are complete.
9. In the absence of DSACK[1:0], BERR is an asynchronous input using the asynchronous setup time (specification
47A).
10. After external RESET negation is detected, a short transition period (approximately 2 t
cyc
) elapses, then the SIML
drives RESET low for 512 t
cyc
.
11. External assertion of the RESET input can overlap internally-generated resets. To ensure that an external reset
is recognized in all cases, RESET must be asserted for at least 590 CLKOUT cycles.
12. External logic must pull RESET high during this period in order for normal MCU operation to begin.
相關(guān)PDF資料
PDF描述
MC68EC060 32-Bit Microprocessors.(32位微處理器)
MC68EN360RC25V QUad Integrated Communications Controller Users Manual
MC68EN360CFE25 QUad Integrated Communications Controller Users Manual
MC68EN360FE25 AC 4C 4#12 PIN PLUG 023
MC68EN360FE25V QUad Integrated Communications Controller Users Manual
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68CK338CPV14 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68CK338CPV14B1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:32-Bit Modular Microcontroller
MC68CM16Z1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CFC16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CPV16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
主站蜘蛛池模板: 枣阳市| 鄄城县| 揭东县| 鄂伦春自治旗| 嫩江县| 阿拉善右旗| 中卫市| 武清区| 白银市| 孟连| 宜春市| 大安市| 雷波县| 岗巴县| 高雄市| 云龙县| 三亚市| 荆州市| 泰来县| 图木舒克市| 时尚| 监利县| 景泰县| 鄂托克旗| 读书| 汝阳县| 竹北市| 澳门| 荔浦县| 金山区| 广德县| 洞头县| 金湖县| 婺源县| 南川市| 小金县| 天长市| 调兵山市| 五台县| 安宁市| 冷水江市|