- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371046 > MC68CK338 (Motorola, Inc.) Highly Integrated, Low-Power, 32-Bit Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68CK338 |
| 廠商： | Motorola, Inc. |
| 元件分類： | 32位微控制器 |
| 英文描述： | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| 中文描述： | 高度集成，低功耗，32位微控制器 |
| 文件頁(yè)數(shù)： | 20/133頁(yè) |
| 文件大小： | 798K |
| 代理商： | MC68CK338 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
MOTOROLA
20
MC68CK338
MC68CK338TS/D
3.3.5 Low-Power Operation
Low-power operation is initiated by the CPU32L. To reduce power consumption selectively, the
CPU32L can enter the following low-power modes:
1.
2.
3.
The CPU32L can selectively disable a module by setting the module’s STOP bit.
The CPU32L can execute the STOP instruction.
The CPU32L can execute the LPSTOP instruction to stop the operations of only the CPU32L
or the entire MCU, including the CPU32L.
If the STOP bit in a module is set, then that module enters a low power mode. Some or all of that mod-
ule’s registers remain accessible. The module can be restarted by asserting RESET or by the CPU32L
clearing the module’s STOP bit.
The CPU32L can enter a low power mode by executing the STOP instruction. It can be reawakened by
RESET, trace or interrupt.
3.3.5.1 Normal LPSTOP mode
This low-power stop mode offers the greatest power reduction. To enter normal LPSTOP mode, the
CPU32L executes the LPSTOP instruction after clearing the STCPU bit in SYNCR. This causes the
SIML to turn off the system clock to most of the MCU.
When the CPU executes LPSTOP, a special CPU space bus cycle writes a copy of the current interrupt
mask into the clock control logic. The SIML brings the MCU out of normal LPSTOP mode when one of
the following exceptions occurs:
RESET
Trace
SIML interrupt of higher priority than the stored interrupt mask
During a LPSTOP, unless the system clock signal is supplied by an external source and that source is
removed, the SIML clock control logic and the SIML clock signal (SIMCLK) continue to operate. The
periodic interrupt timer and input logic for the RESET and IRQ pins are clocked by SIMCLK, and can
be used to bring the processor out of LPSTOP. The software watchdog monitor cannot perform this
function. Optionally, the SIML can also continue to generate the CLKOUT signal while in LPSTOP.
STSIM and STEXT bits in SYNCR determine clock operation during LPSTOP.
3.3.5.2 Modified LPSTOP mode
To enter modified LPSTOP mode, the CPU32L first sets the STCPU bit in SYNCR, then executes the
LPSTOP instruction. This causes the SIML to turn off the system clock to the CPU32L only. The other
MCU modules continue to operate. The SIML brings the MCU out of normal LPSTOP mode when one
of the following exceptions occurs:
RESET
Trace
Interrupt of higher priority than the stored interrupt mask from any MCU module
This low-power stop mode offers better power reduction than using the STOP instruction since the clock
in the CPU32L is held inactive. Also, the STOP bits of individual modules may be set or cleared, leaving
some active and others inactive. The flow chart shown in
Figure 8
summarizes the effects of the
STCPU, STSIM, and STEXT bits when the MCU enters normal or modified LPSTOP mode.
NOTE
To keep power consumption to a minimum when in LPSTOP mode, do not allow
any spurious interrupts to occur. If a spurious interrupt occurs during LPSTOP
mode, the device will transition to the STOP mode (which has greater power
consumption) until a non-spurious interrupt request is detected by the CPU32L.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68EC060 | 32-Bit Microprocessors.(32位微處理器) |
| MC68EN360RC25V | QUad Integrated Communications Controller Users Manual |
| MC68EN360CFE25 | QUad Integrated Communications Controller Users Manual |
| MC68EN360FE25 | AC 4C 4#12 PIN PLUG 023 |
| MC68EN360FE25V | QUad Integrated Communications Controller Users Manual |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68CK338CPV14 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68CK338CPV14B1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:32-Bit Modular Microcontroller |
| MC68CM16Z1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
| MC68CM16Z1CFC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
| MC68CM16Z1CPV16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。