欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MC68CK338
廠商: Motorola, Inc.
元件分類: 32位微控制器
英文描述: Highly Integrated, Low-Power, 32-Bit Microcontroller
中文描述: 高度集成,低功耗,32位微控制器
文件頁數: 91/133頁
文件大小: 798K
代理商: MC68CK338
MC68CK338
MC68CK338TS/D
MOTOROLA
91
6.8.1 MCSM Registers
The MCSM contains a status/interrupt/control register, a counter, and a modulus latch. All unused bits
and reserved address locations return zero when read. Writing to unused bits and reserved address
locations has no effect. The CTM6 contains three MCSMs, each with its own set of registers.
COF — Counter Overflow Flag
This status flag indicates whether or not a counter overflow has occurred. An overflow of the MCSM
counter is defined to be the transition of the counter from $FFFF to $xxxx, where $xxxx is the value con-
tained in the modulus latch. If the IL[2:0] field is non-zero, an interrupt request is generated when the
COF bit is set.
0 = Counter overflow has not occurred
1 = Counter overflow has occurred
This flag is set only by hardware and cleared only by software or by a system reset. To clear the flag,
the software must first read the register with COF set to one, then write a zero to the bit. COF is cleared
only if no overflow occurs between the read and write operations.
IL[2:0] — Interrupt Level
Setting IL[2:0] to a non-zero value causes the MCSM to request an interrupt of the selected level when
the COF bit sets. If IL[2:0] = %000, no interrupt will be requested when COF sets. These bits can be
read or written at any time and are cleared by reset.
IARB3 — Interrupt Arbitration Bit 3
This bit works in conjunction with IARB[2:0] in the BIUMCR. Each module that generates interrupt re-
quests on the IMB must have a unique value in the arbitration field. This interrupt arbitration identifica-
tion number is used to arbitrate for the IMB when modules generate simultaneous interrupts of the same
priority. The IARB3 bit is cleared by reset. Refer to
6.4.1 BIUSM Registers
for more information on
IARB[2:0].
DRV[A:B] — Drive Time Base Bus
This bit field contains read/write bits that control the connection of the MCSM to time base buses A and
B. These bits are cleared by reset. Refer to
Table 52
.
WARNING
Two time base buses should not be driven at the same time.
MCSM2SIC —
MCSM2 Status/Interrupt/Control Register
MCSM30SIC —
MCSM30 Status/Interrupt/Control Register
MCSM31SIC —
MCSM31 Status/Interrupt/Control Register
$YFF410
$YFF4F0
$YFF4F8
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
COF
IL[2:0]
IARB3
0
DRVA
DRVB
IN2
IN1
EDGEN EDGEP
0
CLK[2:0]
RESET:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 52 Drive Time Base Bus Field
DRVA
0
0
1
1
DRVB
0
1
0
1
Bus Selected
No time base bus is driven
Time base bus B is driven
Time base bus A is driven
Both time base buses A and B are driven
相關PDF資料
PDF描述
MC68EC060 32-Bit Microprocessors.(32位微處理器)
MC68EN360RC25V QUad Integrated Communications Controller Users Manual
MC68EN360CFE25 QUad Integrated Communications Controller Users Manual
MC68EN360FE25 AC 4C 4#12 PIN PLUG 023
MC68EN360FE25V QUad Integrated Communications Controller Users Manual
相關代理商/技術參數
參數描述
MC68CK338CPV14 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68CK338CPV14B1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:32-Bit Modular Microcontroller
MC68CM16Z1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CFC16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CPV16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
主站蜘蛛池模板: 鹤山市| 墨玉县| 曲沃县| 左云县| 常熟市| 望城县| 固始县| 宜都市| 青川县| 乌兰浩特市| 繁峙县| 阜康市| 嘉鱼县| 浑源县| 新郑市| 响水县| 伊通| 仪征市| 沂源县| 秦安县| 文登市| 共和县| 长子县| 本溪| 集安市| 肥东县| 拜泉县| 万源市| 德江县| 永城市| 长乐市| 当涂县| 芦溪县| 鄂尔多斯市| 新河县| 盈江县| 石渠县| 常山县| 治多县| 鲁山县| 昌江|