欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MR82510
廠商: Intel Corp.
英文描述: ASYNCHRONOUS SERIAL CONTROLLER
中文描述: 異步串行控制器
文件頁數: 2/40頁
文件大小: 463K
代理商: MR82510
M82510
28-Pad LCC
271072–55
28-Pin Cerdip
271072–2
Figure 2. Package Pinouts
M82510 PINOUT DEFINITION
Symbol
Pin
No.
Type
Name and Description
RESET
17
I
RESET:
A high on this input pin resets the M82510 to the Default Wake-up
mode.
CS
18
I
CHIP SELECT:
A low on this input pin enables the M82510 and allows read or
write operations.
A2–A0
24-
22
4
*
25
I
ADDRESS PINS:
These inputs interface with three bits of the System Address
Bus to select one of the internal registers for read or write.
D7–D0
I/O
DATA BUS:
Bidirectional, three state, eight-bit Data Bus. These pins allow
transfer of bytes between the CPU and the M82510.
RD
20
I
READ:
A low on this input pin allows the CPU to read Data or Status bytes from
the M82510.
WR
19
I
WRITE:
A low on this input allows the CPU to write Data or Control bytes to the
M82510.
INT
5
O
INTERRUPT:
A high on this output pin signals an interrupt request to the CPU.
The CPU may determine the particular source and cause of the interrupt by
reading the M82510 Status registers.
CLK/X1
9
I
MULTIFUNCTION:
This input pin serves as a source for the internal system
clock. The clock may be asynchronous to the serial clocks and to the processor
clock. This pin may be used in one of two modes: CLK D in this mode an
externally generated TTL compatible clock should be used to drive this input pin;
X1 D in this mode the clock is internally generated by an on-chip crystal
oscillator. This mode requires a crystal to be connected between this pin (X1)
and the X2 pin. (See System Clock Generation.)
OUT2/X2
8
O
MULTIFUNCTION:
This is a dual function pin which may be configured to one of
the following functions: OUT2 D a general purpose output pin controlled by the
CPU, only available when CLK/X1 pin is driven by an externally generated clock;
X2 - this pin serves as an output pin for the crystal oscillator.Note: The
configuration of the pin is done only during hardware reset. For more details
refer to the System Clock Generation.
*
Pins 28–25 and Pins 4–1.
2
相關PDF資料
PDF描述
MR8251A PROGRAMMABLE COMMUNICATION INTERFACE
MR851G Axial Lead Fast Recovery Rectifiers
MR851RL Axial Lead Fast Recovery Rectifiers
MR851RLG Axial Lead Fast Recovery Rectifiers
MR852G Axial Lead Fast Recovery Rectifiers
相關代理商/技術參數
參數描述
MR82510/B 制造商:Rochester Electronics LLC 功能描述:
MR8251A 制造商:Intel 功能描述:
MR8251A/B 制造商:Rochester Electronics LLC 功能描述:
MR8254/B 制造商:Rochester Electronics LLC 功能描述:
MR8254/R 制造商:Rochester Electronics LLC 功能描述:- Bulk
主站蜘蛛池模板: 云阳县| 德令哈市| 高唐县| 灵璧县| 万载县| 洪泽县| 江陵县| 大同县| 澄迈县| 杭州市| 南和县| 柳河县| 禹城市| 佛冈县| 蓝山县| 新安县| 罗定市| 白河县| 象州县| 中西区| 伊宁县| 社会| 宁化县| 都安| 遂平县| 临颍县| 浮梁县| 商丘市| 天气| 革吉县| 林西县| 陈巴尔虎旗| 昌乐县| 赣榆县| 安化县| 西畴县| 清丰县| 海伦市| 博乐市| 丹东市| 淮北市|