- 您現在的位置：買賣IC網 > PDF目錄382347 > MR82510 (Intel Corp.) ASYNCHRONOUS SERIAL CONTROLLER PDF資料下載
參數資料
| 型號： | MR82510 |
| 廠商： | Intel Corp. |
| 英文描述： | ASYNCHRONOUS SERIAL CONTROLLER |
| 中文描述： | 異步串行控制器 |
| 文件頁數： | 30/40頁 |
| 文件大小： | 463K |
| 代理商： | MR82510 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
M82510
24. RXFDRECEIVED CHARACTER FLAGS
RxFDReceive Flags Register
271072–37
This register contains additional information about
the character in the RXD register. It is loaded by the
Rx Machine simultaneously with the RXD register.
ROKDReceived Character OKD
This bit indicates
that the character in RXD no parity or framing error.
The parity error is not included in the s/w parity
mode.
RxNDReceived Character NoisyD
The character
in RXD was noisy. This bit, valid only in 16X sam-
pling mode, indicates that the received character
had non-identical samples for at least one of its bits.
RPEDReceive Character Parity ErrorD
This bit in-
dicates that the RxD character had a Parity Error.
However, in S/W Parity mode it holds the received
parity bit as is.
ACRDAddress/Control Character MarkerD
This
bit indicates that the character in RXD is either:
A control CharacterDin normal Mode.
An Address Character in uLAN Mode.
RFEDReceive Character Framing ErrorD
Indi-
cates that no Stop bit was found for the character in
RXD.
NOTE:
A Framing Error will be generated for the first char-
acter of the Break sequence.
RNDDNinth Bit of Received CharacterD
The
most significant bit of the character in RXD is written
into this bit. This bit is zero for characters with less
than nine bits.
BKFDBreak FlagD
Indicates that the character is
part of a ‘‘break’’ sequence.
25. FLRDFIFO LEVEL REGISTER
FLRDFIFO Level Register
271072–38
This register holds the current Receive and Transmit
FIFO occupancy levels.
RFL2, RFL1, RFL0DReceive FIFO Level of Occu-
pancyD
These three bits indicate the level of Occu-
pancy of the Rx FIFO. The valid range is zero (000)
to four (100).
TFL2, TFL1, TFL0DTransmit FIFO Level of Occu-
pancyD
These three bits indicate the level of occu-
pancy in the transmit FIFO. The valid range is zero
(000) to four (100).
30
相關PDF資料 |
PDF描述 |
|---|---|
| MR8251A | PROGRAMMABLE COMMUNICATION INTERFACE |
| MR851G | Axial Lead Fast Recovery Rectifiers |
| MR851RL | Axial Lead Fast Recovery Rectifiers |
| MR851RLG | Axial Lead Fast Recovery Rectifiers |
| MR852G | Axial Lead Fast Recovery Rectifiers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MR82510/B | 制造商:Rochester Electronics LLC 功能描述: |
| MR8251A | 制造商:Intel 功能描述: |
| MR8251A/B | 制造商:Rochester Electronics LLC 功能描述: |
| MR8254/B | 制造商:Rochester Electronics LLC 功能描述: |
| MR8254/R | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發布緊急采購，3分鐘左右您將得到回復。