- 您現在的位置：買賣IC網 > PDF目錄382369 > P90CL301BFH (NXP SEMICONDUCTORS) Low voltage 16-bit microcontroller PDF資料下載
參數資料
| 型號： | P90CL301BFH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Low voltage 16-bit microcontroller |
| 中文描述： | 16-BIT, 27.02 MHz, MICROCONTROLLER, PQFP80 |
| 文件頁數： | 13/92頁 |
| 文件大小： | 526K |
| 代理商： | P90CL301BFH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
1996 Dec 11
13
Philips Semiconductors
Preliminary specification
Low voltage 16-bit microcontroller
P90CL301BFH (C100)
Table 15
Selection of prescaler divisor values
PCLK3
PCLK1
PCLK0
DIVISOR (D)
DIVISOR FOR UART IN MODE 0
0
0
0
0
1
1
1
0
0
1
1
0
1
1
0
1
0
1
1
0
1
2
3
4
6
6
6
6
12
12
12
5 (default value after a CPU reset)
6
8
10
6.5
Reset operation
The reset circuitry of the P90CL301BFH is connected to
the pins RESET, HALT, RESETIN and to the internal
Watchdog Timer. A Schmitt trigger is used at the input pin
for noise rejection. After Power-on a CPU reset is
accomplished by holding the RESET pin and the HALT pin
LOW for at least 50 oscillator clocks after the oscillator has
stabilized.
For further information on the clock generation, see
Section 6.6. The CPU responds by reading the reset
vectors; the long word at address 000000H is loaded into
the Supervisor stack and the long word data at address
000004H is loaded into the program counter PC. The
interrupt level is set to 7 in the Status Register and
execution starts at the PC location. By pulling the RESET
pin LOW and keeping HALT HIGH, only the peripherals
are reset.
When V
DD
is turned on and its rise time does not exceed
10 ms, an automatic reset can be performed by
connecting the RESETIN pin to V
DD
via an external
capacitor. The external capacitor is charged via an internal
pull-down resistor.
The RESET pin can also be pulled LOW internally by a
pull-down transistor activated by an overflow of the
Watchdog Timer. When the CPU executes a RESET
instruction, the RESET pin is pulled LOW. When the CPU
is internally halted (at double bus fault), the HALT pin is
pulled LOW and only a CPU reset can restart the
processor.
The internal signal RESET_AS (Reset Asynchronous)
resets the core and all registers.
When an internal Watchdog Timer overflow occurs, an
internal CPU reset is generated which resets all registers
except the SYSCON, PCON, PRL and PRH registers and
pulls the RESET pin LOW during 12 clock cycles.
相關PDF資料 |
PDF描述 |
|---|---|
| P93U422-35DC | x4 SRAM |
| P93U422-35DM | x4 SRAM |
| P93U422-35DMB | x4 SRAM |
| P93U422-35LC | x4 SRAM |
| P93U422-35LM | x4 SRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| P-90-F | 制造商:Hozan Tool Industrial Co Ltd 功能描述: |
| P90PCT101PC | 制造商:PERFORMANCE/ 功能描述:90PCT101PC |
| P-910 | 制造商:Hozan Tool Industrial Co Ltd 功能描述: |
| P9-100001 | 制造商:OTTO Engineering Inc 功能描述:P9-111122 EX H20 |
| P9-100002 | 制造商:OTTO Engineering Inc 功能描述:P9-111129 EX. |
發布緊急采購，3分鐘左右您將得到回復。