
1996 Dec 11
48
Philips Semiconductors
Preliminary specification
Low voltage 16-bit microcontroller
P90CL301BFH (C100)
Table 68
CLK/SCL divide factor
Values greater than 100 kbits are outside the specified frequency range.
Table 69
I
2
C-bus serial clock rates
Values greater than 100 kbits are outside the specified frequency range.
Note to Tables 68 and 69
1.
D = divisor =
CLK
FCLK
; see Table 15.
2
AA
Assert Acknowledge
When this bit is set, an acknowledge is returned after any one of
the following conditions:
Slave address is received.
The general call address is received (bit SADR.0 = 1).
A data byte is received, while the device is programmed to be a master receiver.
A data byte is received, while the device is a selected slave receiver.
When bit AA is reset, no acknowledgement is returned. Consequently, no interrupt is
requested when the own slave address or general call address is received.
CR2
CR1
CR0
CLK/SCL DIVIDE FACTOR
D = 2
(1)
D = 3
D = 4
D = 5
D=6
D=8
D=10
0
0
0
0
1
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
128
112
96
80
480
60
30
192
168
144
120
720
90
45
256
224
192
160
960
120
60
320
280
240
200
1200
150
75
384
336
288
240
1440
180
90
512
448
384
320
1920
240
120
640
560
480
400
2400
300
150
CR2
CR1
CR0
BIT FREQUENCY (kHz) AT CLK = 26 MHz
D = 2
(1)
54
D = 3
36
D = 4
D = 5
D = 6
D = 8
D = 10
0
0
0
0
1
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
101
27
81
93
22
68
77
90
18
51
58
68
81
13
41
46
54
65
10
87
BIT
SYMBOL
DESCRIPTION