
1996 Dec 11
32
Philips Semiconductors
Preliminary specification
Low voltage 16-bit microcontroller
P90CL301BFH (C100)
10.1.2
UART I
NTERRUPT
R
EGISTERS
Each UART can generate two interrupts in transmission and reception via the two registers PICR1 and PICR2.
Table 34
UART Interrupt Registers PICR1 (address FFFF 8703H)
Table 35
Description of PICR1 bits
Table 36
UART Interrupt Registers PICR2 (address FFFF 8705H)
Table 37
Description of PICR2 bits
10.1.3
I
2
C-
BUS AND
ADC I
NTERRUPT
R
EGISTER
(PICR3)
The I
2
C-bus and the ADC respectively, can generate one interrupt.
Table 38
I
2
C-bus and ADC Interrupt Register (address FFFF 8707H)
Table 39
Description of PICR3 bits
7
6
5
4
3
2
1
0
PIRR0
IPLR0.2
IPLR0.1
IPLR0.0
PIRT0
IPLT0.2
IPLT0.1
IPLT0.0
BIT
SYMBOL
DESCRIPTION
7
PIRR0
pending interrupt for UART0 in reception
interrupt priority level for UART0 in reception
pending interrupt for UART0 in transmission
interrupt priority level for UART0 in transmission
6 to 4
3
2 to 0
IPLR0.2 to IPLR0.0
PIRT0
IPLT0.2 to IPLT0.0
7
6
5
4
3
2
1
0
PIRR1
IPLR1.2
IPLR1.2
IPLR1.2
PIRT1
IPLT1.2
IPLT1.1
IPLT1.0
BIT
SYMBOL
DESCRIPTION
7
PIRR1
pending interrupt for UART1 in reception
interrupt priority level for UART1 in reception
pending interrupt for UART1 in transmission
interrupt priority level for UART1 in transmission
6 to 4
3
2 to 0
IPLR1.2 to IPLR1.0
PIRT1
IPLT1.2 to IPLT1.0
7
6
5
4
3
2
1
0
PIRI
IPLI2
IPLI1
IPLI0
PIRA
IPLA2
IPLA1
IPLA0
BIT
SYMBOL
DESCRIPTION
7
PIRI
pending interrupt for I
2
C-bus
interrupt priority level for I
2
C-bus
pending interrupt for ADC
interrupt priority level for ADC
6 to 4
3
2 to 0
IPLI2 to IPLI0
PIRA
IPLA2 to IPLA0