欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): P90CL301BFH
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: Low voltage 16-bit microcontroller
中文描述: 16-BIT, 27.02 MHz, MICROCONTROLLER, PQFP80
文件頁(yè)數(shù): 8/92頁(yè)
文件大?。?/td> 526K
代理商: P90CL301BFH
1996 Dec 11
8
Philips Semiconductors
Preliminary specification
Low voltage 16-bit microcontroller
P90CL301BFH (C100)
6
SYSTEM CONTROL
6.1
Memory organization
The maximum external address space of the controller is
16 Mbytes. It can be partitioned into five address spaces.
These address spaces are designated as either User or
Supervisor space and as either Program or Data space or
as interrupt acknowledge.
For slow memories the CPU can be programmed to insert
a number of wait states. This is done via the eight
Chip-select Control Registers CS0N to CS7N; further to
be denoted as CSnN, where n = 0 to 7. The number of
inserted wait states can vary from 0 to 6, or wait states are
inserted until the DTACK is pulled LOW by the external
address decoding circuitry. If DTACK is asserted
continuously, the P90CL301BFH will run without wait
states using bus cycles of three or four clock periods
depending on the state of the FBC bit in the SYSCON
register.
6.1.1
M
EMORY MAP
The memory address space is divided as shown in
Table 2; short addressing space with A31 to A15 = 1.
Table 2
Memory address space
ADDRESS (HEX)
DESCRIPTION
0000 0000 to 00FF FFFF
external 16 Mbytes
memory
not used
off-chip 64 kbytes on 8051
bus
not used
internal registers
not used
internal 512 bytes RAM
not used
0100 0000 to 8000 FFFF
8001 0000 to 8001 FFFF
8002 0000 to FFFF 7FFF
FFFF 8000 to FFFF 8AFF
FFFF 8B00 to FFFF 8FFF
FFFF 9000 to FFFF 91FF
FFFF 9200 to FFFF BFFF
FFFF C000 to FFFF C0FF internal 256 bytes
Test-ROM
FFFF C100 to FFFF FFFF not used
6.2
Programmable chip-select
In order to reduce the external components associated
with memory interface, the P90CL301BFH provides
8 programmable chip-selects. A specific chip-selectCSBT
provides default reset values to support a bootstrap
operation.
Each chip-select can be programmed with:
A base address (A23 to A19)
A memory bank width of 512 kbytes, 1, 2, 4 or 8 Mbytes
memory size
A number of wait states (0 to 6 states, or wait for
DTACK) to adapt the bus cycle to the memory cycle
time.
Chip-selects can be synchronized with read, write, or both
read and write, either Address strobe or Data strobe. They
can also be programmed to address low byte, high byte or
word.
Each chip-select is controlled by a control register CSnN
(n = 0 to 7). The control registers are described in
Table 3 to 7.
The RESET instruction does not affect the contents of the
CSnN registers.
Register CS7N corresponds to register CSBT (address
FFFF 8A0EH). After reset CSBT is programmed with a
block size of 8 Mbytes with:
A19 to A23 at logic 0
M19 to M22 at logic 1
6 wait states
read only mode.
The other chip-selects are held HIGH and will be activated
after initialization of their control registers.
When programmed in reduced access mode (read only,
write only, low byte, high byte), the wait states are
generated internally and if there is any access-violation
when the bit WD in the SYSCON register is set to a logic 1
(time-out), the processor will execute a bus error after the
time-out delay.
相關(guān)PDF資料
PDF描述
P93U422-35DC x4 SRAM
P93U422-35DM x4 SRAM
P93U422-35DMB x4 SRAM
P93U422-35LC x4 SRAM
P93U422-35LM x4 SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-90-F 制造商:Hozan Tool Industrial Co Ltd 功能描述:
P90PCT101PC 制造商:PERFORMANCE/ 功能描述:90PCT101PC
P-910 制造商:Hozan Tool Industrial Co Ltd 功能描述:
P9-100001 制造商:OTTO Engineering Inc 功能描述:P9-111122 EX H20
P9-100002 制造商:OTTO Engineering Inc 功能描述:P9-111129 EX.
主站蜘蛛池模板: 饶阳县| 布尔津县| 洛隆县| 张家港市| 华宁县| 吕梁市| 连州市| 曲靖市| 安康市| 花莲市| 资中县| 葫芦岛市| 岳普湖县| 册亨县| 云霄县| 宜黄县| 奎屯市| 邢台县| 新安县| 凯里市| 天台县| 香港| 余江县| 双城市| 秦皇岛市| 宁城县| 余庆县| 淮南市| 镇巴县| 洞头县| 富民县| 鞍山市| 宿州市| 通山县| 博湖县| 琼海市| 东平县| 彰武县| 凤冈县| 老河口市| 张北县|